Optical interconnections for the massively parallel computer

The introduction of optical interconnections to internode connections in the RWC-1 massively parallel computer testbed, which was designed to demonstrate fundamental internode communications, and uses eight pairs of 12-channel compact optical modules, has enabled 48-b parallel data transmission at 100 MHz (600-MB/s throughput), to be achieved in fibers up to 20-m long. The latency caused by the additional delay time due to OE/EO-conversion in module is only 15 ns. This high throughput, over a long transmission length, along with the compactness, and low latency of optical interconnections make these interconnections applicable to massively parallel computing. The introduction of optical interconnections will do much to alleviate the communication bottlenecks in the computer systems.

[1]  T. Yokota,et al.  A prototype router for the massively parallel computer RWC-1 , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[2]  A. Oishi,et al.  12-channel fully-integrated CMOS-interface optical interconnect modules with an operating voltage of +3.3 V , 1996, Conference Proceedings LEOS'96 9th Annual Meeting IEEE Lasers and Electro-Optics Society.

[3]  Shuichi Sakai Overview of RWC massively parallel computer project , 1994, Proceedings of 3rd IEEE International Symposium on High Performance Distributed Computing.

[4]  H. Kodera,et al.  200-Mb/s/ch 100-m optical subsystem interconnections using 8-channel 1.3-/spl mu/m laser diode arrays and single-mode fiber arrays , 1994 .

[5]  S. Nishimura,et al.  Optical interconnections for the massively parallel computer , 1996, Conference Proceedings LEOS'96 9th Annual Meeting IEEE Lasers and Electro-Optics Society.

[6]  H. Matsuoka,et al.  GByte-class skewless parallel-optical-data-link subsystem , 1996, Conference Proceedings LEOS'96 9th Annual Meeting IEEE Lasers and Electro-Optics Society.

[7]  Davis H. Hartman Use of guided wave optics for board level and mainframe level interconnects , 1991, 1991 Proceedings 41st Electronic Components & Technology Conference.