Design and FPGA-based multi-channel, low phase-jitter ADPLL for audio data converter

This paper, focus on design, analysis and simulation of an All Digital Phase Locked Loop (ADPLL) for high-resolution audio data converters applications with a low jitter effect. The design procedure is based on the analogy between a Discrete Voltage Controlled Oscillator (DVCO) and a Direct Digital Frequency Synthesis (DDFS). To verify the analysis experimentally, an FPGA-based ADPLL implementation using model-based design is described. Its effectiveness is validated by a reducing hardware requirements and increasing performance.

[1]  A. Y. Kwentus,et al.  A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range , 1999, IEEE J. Solid State Circuits.

[2]  Peter Zipf,et al.  An FPGA-Based Linear All-Digital Phase-Locked Loop , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  A. Hajimiri,et al.  Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.

[4]  Gabor C. Temes,et al.  Oversampling Delta Sigma Data Converters , 1991 .

[5]  Mourad Loulou,et al.  A 24-Bit, 8.1-MS/s D/A Converter for Audio Baseband Channel Applications , 2008 .

[6]  Kyoohyun Lim,et al.  A low-noise phase-locked loop design by loop bandwidth optimization , 2000, IEEE Journal of Solid-State Circuits.

[7]  J. W. Scott,et al.  z-domain model for discrete-time PLL's , 1988 .

[8]  Earl E. Swartzlander,et al.  Digit-pipelined direct digital frequency synthesis based on differential CORDIC , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  M. Nikolic,et al.  A third order sigma-delta modulator , 2004, 2004 24th International Conference on Microelectronics (IEEE Cat. No.04TH8716).

[10]  R.W. Dutton,et al.  Modeling and simulation of jitter in phase-locked loops due to substrate noise , 2005, BMAS 2005. Proceedings of the 2005 IEEE International Behavioral Modeling and Simulation Workshop, 2005..

[11]  David Arthur Rich,et al.  Idle Channel Tones and Dithering in Delta-Sigma Modulators , 1993 .

[12]  Poras T. Balsara,et al.  Phase-domain all-digital phase-locked loop , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.