Design and modeling challenges for DDR II memory subsystems

This paper describes the electrical packaging challenges, design issues, and design solutions for source-synchronous DDR II memory subsystems utilizing the double data rate (DDR) timing protocols. Major design and modeling issues are discussed, such as crosstalk, delay skew, impedance control and inter-symbol interference. The timing and jitter budgets, and the noise margin allocation for the various components of the optimization equations are discussed in conjunction with their associated design control techniques. A novel termination technique is discussed that allows for maximum memory capacity per channel at a given data rate.

[1]  Moises Cases,et al.  Design, modeling and simulation methodology for source synchronous DDR memory subsystems , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[2]  Gregory F. Taylor,et al.  Modeling, simulation, and design methodology of the interconnect and packaging of an ultra-high speed source synchronous bus , 1998, IEEE 7th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.98TH8370).