Power Scalable Radio Receiver Design Based on Signal and Interference Condition

A low power adaptive digital baseband architecture is presented for a low-IF receiver of IEEE 802.15.4-2006. The digital section’s sampling frequency and bit width are used as knobs to reduce the power under favorable signal and interference scenarios, thus recovering the design margins introduced to handle the worst case conditions. We show that in a 0.13 μm CMOS technology, for an adaptive digital baseband section of the receiver, power saving can be up to 85% (0.49mW against 3.3mW) in favorable interference and signal conditions. The proposed concepts in the design are tested using a receiver test setup where the design is hosted on a FPGA.

[1]  Michel C. Jeruchim,et al.  Techniques for Estimating the Bit Error Rate in the Simulation of Digital Communication Systems , 1984, IEEE J. Sel. Areas Commun..

[2]  Denis C. Daly,et al.  Energy efficiency of the IEEE 802.15.4 standard in dense wireless microsensor networks: modeling and improvement perspectives , 2005, Design, Automation and Test in Europe.

[3]  Matthias Lange,et al.  Compliant Transceiver for ZigBee Applications , 2006 .

[4]  Kari Halonen,et al.  Preface , 2021 .

[5]  Heinrich Meyr,et al.  Digital communication receivers - synchronization, channel estimation, and signal processing , 1997, Wiley series in telecommunications and signal processing.

[6]  A. P. Chandrakasan,et al.  Energy efficient filtering using adaptive precision and variable voltage , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[7]  K. M. Cho.  Optimum gain control for A/D conversion using digitized I/Q data in quadrature sampling , 1991 .

[8]  Marcy Josephine Ammer.  Low Power Synchronization for Wireless Communication , 2004 .

[9]  Ray Andraka,et al.  A survey of CORDIC algorithms for FPGA based computers , 1998, FPGA '98.

[10]  D. Yee,et al.  A design methodology for highly-integrated low-power receivers for wireless communications , 2001 .

[11]  Virtual Bridged,et al.  IEEE Standards for Local and Metropolitan Area Networks: Specification for 802.3 Full Duplex Operation , 1997, IEEE Std 802.3x-1997 and IEEE Std 802.3y-1997 (Supplement to ISO/IEC 8802-3: 1996/ANSI/IEEE Std 802.3, 1996 Edition).

[12]  Christian C. Enz,et al.  Digital receiver architectures for the IEEE 802.15.4 standard , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[13]  Antonio Liscidini,et al.  Low-Power Quadrature Receivers for ZigBee (IEEE 802.15.4) Applications , 2010, IEEE Journal of Solid-State Circuits.

[14]  A. Wittneben,et al.  Hardware Aware Optimization of an Ultra Low Power UWB Communication System , 2007, 2007 IEEE International Conference on Ultra-Wideband.

[15]  Sang-Gug Lee,et al.  Building a 2.4-GHZ radio transceiver using IEEE 802.15.4 , 2006, IEEE Circuits and Devices Magazine.

[16]  Alper Cabuk,et al.  An Energy-Aware CMOS Receiver Front End for Low-Power 2.4-GHz Applications , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  W. Kluge,et al.  A Fully Integrated 2.4-GHz IEEE 802.15.4-Compliant Transceiver for ZigBee™ Applications , 2006, IEEE Journal of Solid-State Circuits.

[18]  Anantha P. Chandrakasan,et al.  Low-power digital filtering using approximate processing , 1996 .

[19]  Steve Rogers,et al.  Adaptive Filter Theory , 1996 .

[20]  A. Viterbi.  CDMA: Principles of Spread Spectrum Communication , 1995 .

[21]  Guido Retz,et al.  A highly integrated low-power 2.4GHz transceiver using a direct-conversion diversity receiver in 0.18µm CMOS for IEEE802.15.4 WPAN , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[22]  Joseph R. Cavallaro,et al.  A High Throughput Configurable SDR Detector for Multi-user MIMO Wireless Systems , 2011, J. Signal Process. Syst..

[23]  Jürgen Becker,et al.  Dynamic Online Reconfiguration of Digital Clock Managers on Xilinx Virtex-II/Virtex II-Pro FPGAs: A Case Study of Distributed Power Management , 2010 .