VLSI device for fast exponentiation in finite fields

A VLSI architecture for a parallel/pipeline machine capable of raising some base alpha to power x in gf(2/sup n/) in o(log/sub 2/(log/sub 2/x)) time is presented. This design requires a fixed irreducible polynomial of gf(2/sup n/). 7 references.