Crosstalk noise effects of on-chip inductive links on power delivery networks

Inductive links have been proposed as an inter-tier interconnect solution for three-dimensional (3-D) integrated systems. Combined with signal multiplexing, inductive links achieve high communication bandwidth comparable to that of through silicon vias. However, being a wireless medium, electromagnetic coupling between the inductive link and nearby on-chip interconnects can cause voltage fluctuations affecting interconnect performance. The interference of interconnects on the operation of inductive links has been empirically investigated. Nevertheless, the reverse problem has yet to be explored. Consequently, this paper investigates the effect of electromagnetic coupling on global interconnects of the power delivery network in the vicinity of on-chip inductors. Analysis shows that operation at 6 GHz leads to an induced noise of 39.5 mV per link, which increases further if the interconnect length spans several inductors. As this noise adds to the existing power supply noise, this paper proposes amendments to the placement of the power/ground lines to maintain the power supply noise below a specified limit.

[1]  Avinoam Kolodny,et al.  On-Chip Power Distribution Grids With Multiple Supply Voltages for High-Performance Integrated Circuits , 2008, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Tadahiro Kuroda,et al.  Cross talk countermeasures in inductive inter-chip wireless superconnect , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[3]  John H. Lau,et al.  TSV manufacturing yield and hidden costs for 3D IC integration , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[4]  Tadahiro Kuroda,et al.  A 1 TB/s 1 pJ/b 6.4 ${\rm mm}^{2}/{\rm TB/s}$ QDR Inductive-Coupling Interface Between 65-nm CMOS Logic and Emulated 100-nm DRAM , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[5]  H. Ishikuro,et al.  Interference from power/signal lines and to SRAM circuits in 65nm CMOS inductive-coupling link , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[6]  T. Sakurai,et al.  Crosstalk Countermeasures for High-Density Inductive-Coupling Channel Array , 2007, IEEE Journal of Solid-State Circuits.

[7]  Vasilis F. Pavlidis,et al.  Bandwidth-to-area comparison of through silicon vias and inductive links for 3-D ICs , 2015, 2015 European Conference on Circuit Theory and Design (ECCTD).

[8]  Barry Lin,et al.  Copper pillar bump technology progress overview , 2011, 2011 12th International Conference on Electronic Packaging Technology and High Density Packaging.

[9]  Tadahiro Kuroda,et al.  Inductive Coupled Communications , 2010 .

[10]  Tadahiro Kuroda,et al.  A 1Tb/s 3W Inductive-Coupling Transceiver Chip , 2007, 2007 Asia and South Pacific Design Automation Conference.

[11]  Matthew Poremba,et al.  Evaluation of using inductive/capacitive-coupling vertical interconnects in 3D network-on-chip , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[12]  Jian-Qiang Lu,et al.  3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems , 2009, Proceedings of the IEEE.