A Silicon 60-GHz Receiver and Transmitter Chipset for Broadband Communications

A 0.13-mum SiGe BiCMOS double-conversion superheterodyne receiver and transmitter chipset for data communications in the 60-GHz band is presented. The receiver chip includes an image-reject low-noise amplifier (LNA), RF-to-IF mixer, IF amplifier strip, quadrature IF-to-baseband mixers, phase-locked loop (PLL), and frequency tripler. It achieves a 6-dB noise figure, -30 dBm IIP3, and consumes 500 mW. The transmitter chip includes a power amplifier, image-reject driver, IF-to-RF upmixer, IF amplifier strip, quadrature baseband-to-IF mixers, PLL, and frequency tripler. It achieves output P1dB of 10 to 12dBm, Psat of 15 to 17 dBm, and consumes 800 mW. The chips have been packaged with planar antennas, and a wireless data link at 630 Mb/s over 10 m has been demonstrated

[1]  U. Pfeiffer,et al.  Equivalent circuit model extraction of flip-chip ball interconnects based on direct probing techniques , 2005, IEEE Microwave and Wireless Components Letters.

[2]  B. Gaucher,et al.  Wideband Cavity-backed Folded Dipole Superstrate Antenna for 60 GHz Applications , 2006, 2006 IEEE Antennas and Propagation Society International Symposium.

[3]  S.E. Gunnarsson,et al.  Highly integrated 60 GHz transmitter and receiver MMICs in a GaAs pHEMT technology , 2005, IEEE Journal of Solid-State Circuits.

[4]  S.K. Reynolds,et al.  A 60-GHz superheterodyne downconversion mixer in silicon-germanium bipolar technology , 2004, IEEE Journal of Solid-State Circuits.

[5]  A. Hajimiri,et al.  A 77GHz Phased-Array Transmitter with Local LO-Path Phase-Shifting in Silicon , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[6]  F. Herzel,et al.  A fully integrated BiCMOS PLL for 60 GHz wireless applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[7]  R.W. Brodersen,et al.  Millimeter-wave CMOS design , 2005, IEEE Journal of Solid-State Circuits.

[8]  B. Gaucher,et al.  SiGe bipolar transceiver circuits operating at 60 GHz , 2005, IEEE Journal of Solid-State Circuits.

[9]  Dae-Hyun Kim,et al.  Ultra-wideband (from DC to 110 GHz) CPW to CPS transition , 2002 .

[10]  B. Gaucher,et al.  A chip-scale packaging technology for 60-GHz wireless chipsets , 2006, IEEE Transactions on Microwave Theory and Techniques.

[11]  B. Floyd,et al.  A silicon 60GHz receiver and transmitter chipset for broadband communications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[12]  A. Babakhani,et al.  A 77-GHz Phased-Array Transceiver With On-Chip Antennas in Silicon: Transmitter and Local LO-Path Phase Shifting , 2006, IEEE Journal of Solid-State Circuits.

[13]  Israel A. Wagner,et al.  On-chip interconnect-aware design and modeling methodology based on high bandwidth transmission line devices , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[14]  B. Razavi.  A 60GHz direct-conversion CMOS receiver , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[15]  U.R. Pfeiffer,et al.  Characterization of flip-chip interconnects up to millimeter-wave frequencies based on a nondestructive in situ approach , 2005, IEEE Transactions on Advanced Packaging.

[16]  F. Korndorfer,et al.  60 GHz transceiver circuits in SiGe:C BiCMOS technology , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[17]  A. Hajimiri,et al.  A 77-GHz Phased-Array Transceiver With On-Chip Antennas in Silicon: Receiver and Antennas , 2006, IEEE Journal of Solid-State Circuits.