A high-performance and energy-efficient FFT implementation on super parallel processor (MX) for mobile multimedia applications
暂无分享,去创建一个
H. Noda | K. Arimoto | T. Sugimura | O. Yamamoto | H. Yamasaki | Y. Okuno
[1] B. Flachs,et al. A streaming processing unit for a CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[2] T. Gyohten,et al. A multi matrix-processor core architecture for real-time image processing SoC , 2007, 2007 IEEE Asian Solid-State Circuits Conference.
[3] Kobayashi Soichi,et al. A multi matrix-processor core architecture for real-time image processing SoC , 2007 .
[4] K. Dosaka,et al. A 40GOPS 250mW massively parallel processor based on matrix architecture , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[5] T. Gyohten,et al. The Circuits and Robust Design Methodology of the Massively Parallel Processor Based on the Matrix Architecture , 2006, IEEE Journal of Solid-State Circuits.