A high-performance and energy-efficient FFT implementation on super parallel processor (MX) for mobile multimedia applications

A super parallel embedded processor core (MX core) for SoC (System on Chip) has been developed for multi-media application such as real-time signal processing and image processing. The developed processor realizes high processing performance, small area, low power operation and flexible programmability simultaneously. This paper describes an implementation of high-performance and energy-efficient FFT operation on the MX core for mobile multimedia application. As the result of the implementation, MX core realizes 137 to 211 times faster than 32bit general purpose RISC processor. In addition, energy dissipation is 23.9 to 36.7 times more efficient. This high performance and energy efficient parallel processing operation enhances the real time signal processing usage for embedded systems.

[1]  B. Flachs,et al.  A streaming processing unit for a CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[2]  T. Gyohten,et al.  A multi matrix-processor core architecture for real-time image processing SoC , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[3]  Kobayashi Soichi,et al.  A multi matrix-processor core architecture for real-time image processing SoC , 2007 .

[4]  K. Dosaka,et al.  A 40GOPS 250mW massively parallel processor based on matrix architecture , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[5]  T. Gyohten,et al.  The Circuits and Robust Design Methodology of the Massively Parallel Processor Based on the Matrix Architecture , 2006, IEEE Journal of Solid-State Circuits.