A 40–550 MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm

A wide-range all-digital delay-locked loop (ADDLL) is presented to achieve low jitter, low power and process immunity. The variable successive approximation register-controlled algorithm is proposed to eliminate the harmonic-locking issue in wide-range operation. It can also achieve the fast-locking property and closed-loop operation. With the balanced edge combiner, the ADDLL outputs a synchronous clock with the duty cycle close to 50% when the duty cycle of the input clock varies from 20% to 80%. Fabricated in 0.18mum CMOS technology, the ADDLL maintains a fixed one input clock cycle latency from 40MHz to 550MHz without the harmonic-locking issue. It dissipates 12.6mW from a 1.8V supply at 550 MHz. The measured root-mean-square and peak-to-peak jitters at 550MHz are 1.5ps and 12ps, respectively

[1]  Young-Soo Sohn,et al.  A VCDL-based 60-760-MHz dual-loop DLL with infinite phase-shift capability and adaptive-bandwidth scheme , 2005, IEEE Journal of Solid-State Circuits.

[2]  K. Furutani,et al.  A 667-Mb/s operating digital DLL architecture for 512-Mb DDR SDRAM , 2004, IEEE Journal of Solid-State Circuits.

[3]  A. Rossi,et al.  Nonredundant successive approximation register for A/D converters , 1996 .

[4]  K. Nose,et al.  Deterministic inter-core synchronization with periodically all-in-phase clocking for low-power multi-core SoCs , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[5]  Shen-Iuan Liu,et al.  A Wide-Range Multiphase Delay-Locked Loop Using Mixed-Mode VCDLs , 2005, IEICE Trans. Electron..

[6]  Chih-Kong Ken Yang,et al.  Design and analysis of a jitter-tolerant digital delay-locked-loop based fraction-of-clock delay line , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[7]  Kuo-Hsing Cheng,et al.  A mixed-mode delay-locked loop for wide-range operation and multiphase outputs , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[8]  H. Fujisawa,et al.  A 1-Gb/s/pin 512-Mb DDRII SDRAM using a digital DLL and a slew-rate-controlled output buffer , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[9]  A. Alvandpour,et al.  A 3.5GHz 32mW 150nm multiphase clock generator for high-performance microprocessors , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[10]  Shen-Iuan Liu,et al.  A wide-range and fast-locking all-digital cycle-controlled delay-locked loop , 2005, IEEE Journal of Solid-State Circuits.

[11]  T. Sato,et al.  A 1 GHz portable digital delay-locked loop with infinite phase capture ranges , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[12]  Shen-Iuan Liu,et al.  An All-Digital Fast-Locking Programmable DLL-Based Clock Generator , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Jong-Tae Kwak,et al.  A low cost high performance register-controlled digital DLL for 1 Gbps/spl times/32 DDR SDRAM , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[14]  Young-Jin Jeon,et al.  A 66-333-MHz 12-mW register-controlled DLL with a single delay line and adaptive-duty-cycle clock dividers for production DDR SDRAMs , 2004, IEEE Journal of Solid-State Circuits.

[15]  Lee-Sup Kim,et al.  A 250-MHz-2-GHz wide-range delay-locked loop , 2005 .

[16]  K. Nakamura,et al.  A CMOS 50% duty cycle repeater using complementary phase blending , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[17]  Shen-Iuan Liu,et al.  A fast-lock mixed-mode DLL using a 2-b SAR algorithm , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).