Process evaluation test structures and measurement techniques for a planar GaAs digital IC technology

The successful development of a new integrated circuit (IC) technology requires a significant effort in process evaluation. This is particularly true for the high-speed low-power planar GaAs digital IC technology, which involves a relatively new semiconductor material, new processing techniques, and pursues LSI complexity using very-fine-line lithography (1-µm dimensions). This paper contains a review of the strategy employed to monitor and evaluate each of the key process steps, and to evaluate the uniformity of device parameters. The principal process evaluation test structures are discussed along with measurement techniques, and examples of measurement results are given. Our emphasis on measurement automation to facilitate the collection of a large volume of data and their statistical analysis is reflected in the paper. Examples of wafer statistics are given.

[1]  B.M. Welch,et al.  LSI processing technology for planar GaAs integrated circuits , 1980, IEEE Transactions on Electron Devices.

[2]  T.J. Russell,et al.  A comparison of electrical and visual alignment test structures for evaluating photomask alignment in integrated circuit manufacturing , 1977, 1977 International Electron Devices Meeting.

[3]  R. Zucca,et al.  Planar GaAs IC technology: Applications for digital LSI , 1978 .

[4]  H. H. Berger,et al.  Contact Resistance and Contact Resistivity , 1972 .

[5]  R.C. Eden,et al.  MSI High Speed Low Power GaAs ICs Using Schottky Diode FET Logic , 1979, 1979 IEEE MTT-S International Microwave Symposium Digest.

[6]  D.S. Perloff.  A four-point electrical measurement technique for characterizing mask superposition errors on semiconductor wafers , 1978, IEEE Journal of Solid-State Circuits.

[7]  S. I. Long,et al.  MP-A3 GaAs digital IC technology/Statistical analysis of device performance , 1979 .

[8]  R.C. Eden,et al.  The prospects for ultrahigh-speed VLSI GaAs digital logic , 1979, IEEE Transactions on Electron Devices.

[9]  Martin G. Buehler,et al.  A numerical analysis of various cross sheet resistor test structures , 1977 .

[10]  C. F. Krumm,et al.  Simple method of measuring drift-mobility profiles in thin semiconductor films , 1976 .

[11]  R. Zucca,et al.  Multi-level logic gate implementation in GaAs ICs using schottky diode-FET logic , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[12]  B.M. Welch,et al.  Planar high yield GaAs IC processing techniques , 1979, 1979 International Electron Devices Meeting.