On-Chip Communication in Run-Time Assembled Reconfigurable Systems

Embedded systems in field-programmable gate arrays can be customised and adaptive if assembled from modular components at run time. This paper describes techniques for modelling inter-module channel behaviour based on statistical time division multiplexing. Where modules communicate over shared media, the proposed techniques enable systematic development of on-chip communication infrastructure to support run-time instantiation of components. Our techniques also allow system designers to guarantee that logical communication requirements between the adjunct modules can be satisfied by the infrastructure. An in-depth analysis is presented, and then verified with cycle-accurate simulations for the Sonic-on-chip reconfigurable platform for real-time video applications

[1]  Manfred Glesner,et al.  Bus-Based Communication Synthesis on System-Level , 1996, TODE.

[2]  Wayne Luk,et al.  A Reconfigurable Platform for Real-Time Embedded Video Image Processing , 2003, FPL.

[3]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[4]  Grant Martin,et al.  Surviving the SOC Revolution: A Guide to Platform-Based Design , 1999 .

[5]  Ahmed Amine Jerraya,et al.  Synthesis of system-level communication by an allocation-based approach , 1995 .

[6]  Vivek Sarkar,et al.  Baring It All to Software: Raw Machines , 1997, Computer.

[7]  Tobias Becker,et al.  Modular partial reconfigurable in Virtex FPGAs , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[8]  Russell Tessier,et al.  An architecture and compiler for scalable on-chip communication , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Radu Marculescu,et al.  On-chip traffic modeling and synthesis for MPEG-2 video applications , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Wayne Luk,et al.  A Structured Methodology for System-on-an-FPGA Design , 2004, FPL.

[11]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).