On-Chip Communication in Run-Time Assembled Reconfigurable Systems
暂无分享,去创建一个
[1] Manfred Glesner,et al. Bus-Based Communication Synthesis on System-Level , 1996, TODE.
[2] Wayne Luk,et al. A Reconfigurable Platform for Real-Time Embedded Video Image Processing , 2003, FPL.
[3] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[4] Grant Martin,et al. Surviving the SOC Revolution: A Guide to Platform-Based Design , 1999 .
[5] Ahmed Amine Jerraya,et al. Synthesis of system-level communication by an allocation-based approach , 1995 .
[6] Vivek Sarkar,et al. Baring It All to Software: Raw Machines , 1997, Computer.
[7] Tobias Becker,et al. Modular partial reconfigurable in Virtex FPGAs , 2005, International Conference on Field Programmable Logic and Applications, 2005..
[8] Russell Tessier,et al. An architecture and compiler for scalable on-chip communication , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[9] Radu Marculescu,et al. On-chip traffic modeling and synthesis for MPEG-2 video applications , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[10] Wayne Luk,et al. A Structured Methodology for System-on-an-FPGA Design , 2004, FPL.
[11] W. Dally,et al. Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).