A 2.5-D Memory-Logic Integration With Data-Pattern-Aware Memory Controller

This paper presents silicon interposer-based 2.5-D integration of core and memory chips. Utilization of the channels through TSVs and interposer routing between the core and memory chips is maximized by bandwidth balancing enabled by space-time multiplexing of the channels with core clustering.

[1]  Sai Prashanth Muralidhara,et al.  Reducing memory interference in multicore systems via application-aware memory channel partitioning , 2011, 2011 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[2]  Somayeh Sardashti,et al.  The gem5 simulator , 2011, CARN.

[3]  Hao Yu,et al.  A thermal resilient integration of many-core microprocessors and main memory by 2.5D TSI I/Os , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[4]  En-Xiao Liu,et al.  Interconnect design and analysis for Through Silicon Interposers (TSIs) , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.

[5]  George A. Constantinides,et al.  Methodology for designing statically scheduled application-specific SDRAM controllers using constrained local search , 2009, 2009 International Conference on Field-Programmable Technology.

[6]  William J. Dally,et al.  Memory access scheduling , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[7]  Hsien-Hsin S. Lee,et al.  Design and analysis of 3D-MAPS: A many-core 3D processor with stacked memory , 2010, IEEE Custom Integrated Circuits Conference 2010.

[8]  M. Sachdev,et al.  Thermal runaway in integrated circuits , 2006, IEEE Transactions on Device and Materials Reliability.

[9]  David Blaauw,et al.  Swizzle-Switch Networks for Many-Core Systems , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[10]  Kiyoung Choi,et al.  An adaptive routing algorithm for 3D mesh NoC with limited vertical bandwidth , 2012, 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC).

[11]  Francisco J. Cazorla,et al.  An Analyzable Memory Controller for Hard Real-Time CMPs , 2009, IEEE Embedded Systems Letters.