Design of dynamic pass-transistor logic circuits using 123 decision diagrams

Pass transistor logic (PTL) has advantages over standard CMOS designs in terms of layout density, circuit delay, and power consumption and is well suited for pipelined circuits. In this paper we develop a decision-diagram-based model, the 123-decision diagram, which can he used to efficiently synthesize PTL circuits, and we investigate multilevel logic synthesis techniques for complex, pipelined PTL networks using this model. Experiments on a large number of benchmark circuits show that PTL networks synthesized using our techniques are significantly more economic in terms of silicon area compared to those using existing techniques.

[1]  Arunita Jaekel.  Synthesis of multilevel pass transistor logic networks. , 1995 .

[2]  Yasuhiko Sasaki,et al.  Top-down pass-transistor logic design , 1996, IEEE J. Solid State Circuits.

[3]  Graham A. Jullien,et al.  VLSI implementations of number theoretic concepts with applications in signal processing , 1992, Optics & Photonics.

[4]  C.A.T. Salama,et al.  Differential pass-transistor logic , 1993, IEEE Circuits and Devices Magazine.

[5]  V.G. Oklobdzija,et al.  Logic synthesis for pass-transistor design , 1995, Proceedings of 4th International Conference on Solid-State and IC Technology.

[6]  Yamashita,et al.  Pass-transistor/CMOS Collaborated Logic: The Best Of Both Worlds , 1997, Symposium 1997 on VLSI Circuits.

[7]  Sreejit Chakravarty.  A testable realization of CMOS combinational circuits , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[8]  C. L. Berman.  Ordered binary decision diagrams and circuit structure , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[9]  Shakil Kaiser. Siddiq.  Module generators from topological descriptions and graph theoretic approach. , 1994 .

[10]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .

[11]  M. Nagamatsu,et al.  A 10 ns 54*54 b parallel structured full array multiplier with 0.5 mu m CMOS technology , 1991 .

[12]  V.G. Oklobdzija,et al.  Pass-transistor dual value logic for low-power CMOS , 1995, 1995 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers.

[13]  Anura P. Jayasumana,et al.  Pass-transistor logic design , 1991 .

[14]  Magdy S. Abadir,et al.  Functional Test Generation for Digital Circuits Described Using Binary Decision Diagrams , 1986, IEEE Transactions on Computers.

[15]  Graham A. Jullien,et al.  Fast adders using enhanced multiple-output domino logic , 1997 .

[16]  Kurt Keutzer,et al.  Testability properties of multilevel logic networks derived from binary decision diagrams , 1991 .

[17]  Vojin G. Oklobdzija,et al.  Synthesis of high-speed pass-transistor logic , 1997 .

[18]  J. H. Pasternak,et al.  Differential pass-transistor logic partial-product generator for iterative multipliers , 1989 .

[19]  Sheldon B. Akers,et al.  Binary Decision Diagrams , 1978, IEEE Transactions on Computers.

[20]  Shinji Toyoyama,et al.  4-2 Compressor with Complementary Pass-Transistor Logic , 1994 .

[21]  Robert K. Brayton,et al.  Multi-level logic minimization using implicit don't cares , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Kunihiro Asada,et al.  Regenerative Pass-Transistor Logic: A Circuit Technique for High Speed Digital Design , 1996 .

[23]  Kazuo Yano,et al.  A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[24]  André Stauffer,et al.  Analysis and synthesis of combinational pass transistor circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  D. Radhakrishnan,et al.  Formal design procedures for pass transistor switching circuits , 1985 .

[26]  Sterling R. Whitaker,et al.  Self Synchronized Asynchronous Sequential Pass Transistor Circuits , 1992, IEEE Trans. Computers.

[27]  Makoto Suzuki,et al.  A 1.5-ns 32-b CMOS ALU in double pass-transistor logic , 1993 .

[28]  R. Grondin,et al.  Dynamic computational blocks for bit-level systolic arrays , 1994 .

[29]  C.A.T. Salama,et al.  DPTL 4-b carry lookahead adder , 1992 .

[30]  Christer Svensson,et al.  A true single-phase-clock dynamic CMOS circuit technique , 1987 .

[31]  Graham A. Jullien,et al.  Large Dynamic Range Computations over Small Finite Rings , 1994, IEEE Trans. Computers.

[32]  V.G. Oklobdzija,et al.  Development and synthesis method for pass-transistor logic family for high-speed and low power CMOS , 1995, 38th Midwest Symposium on Circuits and Systems. Proceedings.

[33]  Sreejit Chakravarty,et al.  A Characterization of Binary Decision Diagrams , 1993, IEEE Trans. Computers.

[34]  C.A.T. Salama,et al.  Design of submicrometer CMOS differential pass-transistor logic circuits , 1991 .

[35]  Masahiro Fujita,et al.  Multi-level logic optimization using binary decision diagrams , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[36]  Yasuhiko Sasaki,et al.  Lean integration: achieving a quantum leap in performance and cost of logic LSIs , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[37]  G. A. Jullien,et al.  13 VLSI implementations of number theoretic concepts with applications in signal processing , 1993, Signal Processing and its Applications.

[38]  Edmund M. Clarke,et al.  Sequential circuit verification using symbolic model checking , 1991, DAC '90.