论文信息 - A software instruction counter

A software instruction counter

Although several recent papers have proposed architectural support for program debugging and profiling, most processors do not yet provide even basic facilities, such as an instruction counter. As a result, system developers have been forced to invent software solutions. This paper describes our implementation of a software instruction counter for program debugging. We show that an instruction counter can be reasonably implemented in software, often with less than 10% execution overhead. Our experience suggests that a hardware instruction counter is not necessary for a practical implementation of watch-points and reverse execution, however it will make program instrumentation much easier for the system developer.

Thomas J. LeBlanc | John Mellor-Crummey

[1] I. J. P. Elshoff,et al. A distributed debugger for Amoeba , 1988, PADD '88.

[2] David W. Wall,et al. The Mahler experience: using an intermediate language as the machine description , 1987, ASPLOS 1987.

[3] Thomas A. Cargill,et al. Cheap hardware support for software debugging and profiling , 1987, ASPLOS 1987.

[4] Steven S. Muchnick,et al. Optimizing compilers for SPARC , 1989 .

[5] Mark Scott Johnson. Some requirements for architectural support of software debugging , 1982, ASPLOS I.

[6] Thomas J. LeBlanc,et al. Debugging Parallel Programs with Instant Replay , 1987, IEEE Transactions on Computers.

[7] Robert J. Fowler,et al. An integrated approach to parallel program debugging and performance analysis onlarge-scale multiprocessors , 1988, PADD '88.

[8] Reinhold Weicker,et al. Dhrystone benchmark: rationale for version 2 and measurement rules , 1988, SIGP.

[9] Mark A. Linton,et al. Supporting reverse execution for parallel programs , 1988, PADD '88.

[10] Corporate Motorola. M68000 8-/16-/32-BIT microprocessors user's manual , 1991 .

[11] E. Tammaru,et al. Guidelines for creating a debuggable processor , 1982, ASPLOS I.

[12] Robert B. Garner. SPARC: scalable processor architecture , 1989 .

[13] Chris Rowen,et al. A CMOS RISC Processor with Integrated System Functions , 1986, COMPCON.

[14] Susan L. Graham,et al. Gprof: A call graph execution profiler , 1982, SIGPLAN '82.