A wireless capsule endoscopic system with a low-power controlling and processing ASIC

This paper presents the design of a wireless capsule endoscopic system with a low-power controlling and processing ASIC. The system aims at several design challenges including system power reduction, system miniaturization and wireless wake-up method. These challenges are met by employing optimized system architecture, integration of an area and power efficient image compression module, a power management unit (PMU) and a novel wireless wake-up subsystem with zero standby current in the ASIC design. The ASIC has been fabricated in 0.18-mum CMOS technology, and occupies a die area of 3.4 mm*3.3 mm. The digital core can work under a power supply down to 0.95V, and the power consumption is only 1.3 mW. The wireless capsule endoscope prototype has been implemented with this ASIC.

[1]  Sanjit K. Mitra,et al.  New efficient methods of image compression in digital cameras with color filter array , 2003, IEEE Trans. Consumer Electron..

[2]  Zhihua Wang,et al.  A new approach for near-lossless and lossless image compression with Bayer color filter arrays , 2004, Third International Conference on Image and Graphics (ICIG'04).

[3]  P. Swain,et al.  Wireless capsule endoscopy. , 2002, The Israel Medical Association journal : IMAJ.

[4]  Athanasios Kakarountas,et al.  Efficient High-Performance ASIC Implementation of JPEG-LS Encoder , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[5]  Zhihua Wang,et al.  A Near-Lossless Image Compression Algorithm Suitable for Hardware Design in Wireless Endoscopy System , 2007, EURASIP J. Adv. Signal Process..

[6]  Guillermo Sapiro,et al.  The LOCO-I lossless image compression algorithm: principles and standardization into JPEG-LS , 2000, IEEE Trans. Image Process..

[7]  Gregory G. Ginsberg,et al.  Wireless capsule endoscopyAugust 2002 , 2002 .

[8]  Zhihua Wang,et al.  A new near-lossless image compression algorithm suitable for hardware design in wireless endoscopy system , 2005, IEEE International Conference on Image Processing 2005.

[9]  Christian Kranz,et al.  Evolution on SoC Integration : GSM Baseband-Radio in 0.13 μm CMOS Extended by Fully Integrated Power Management Unit , 2008, ISSCC 2008.

[10]  Umberto Gatti,et al.  A very flexible BiCMOS low-voltage high-performance source follower , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[11]  B.K. Ahuja,et al.  An improved frequency compensation technique for CMOS operational amplifiers , 1983, IEEE Journal of Solid-State Circuits.

[12]  Martin Fischer,et al.  Fully integrated passive UHF RFID transponder IC with 16.7-μW minimum RF input power , 2003, IEEE J. Solid State Circuits.

[13]  J. F. Dickson,et al.  On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .

[14]  Guolin Li,et al.  A Low-Power Digital IC Design Inside the Wireless Endoscopic Capsule , 2006, IEEE Journal of Solid-State Circuits.

[15]  Gabriel A. Rincon-Mora,et al.  A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.

[16]  Zhihua Wang,et al.  A Low-Complexity and High-Quality Image Compression Method for Digital Cameras , 2006 .

[17]  Andreas E. Savakis,et al.  Benchmarking and hardware implementation of JPEG-LS , 2002, Proceedings. International Conference on Image Processing.

[18]  Mona E. Zaghloul,et al.  CMOS foundry implementation of Schottky diodes for RF detection , 1996 .

[19]  Antonio Ortega,et al.  A novel approach of image compression in digital cameras with a Bayer color filter array , 2001, Proceedings 2001 International Conference on Image Processing (Cat. No.01CH37205).