论文信息 - A low-power SRAM using improved charge transfer sense amplifiers and a dual-Vth CMOS circuit scheme

A low-power SRAM using improved charge transfer sense amplifiers and a dual-Vth CMOS circuit scheme

In this paper we propose an improved version of the charge transfer sense amplifier (CT sense amp) which completely compensates the threshold voltage (Vth) difference of MOSFETs. We also present a dual-Vth CMOS circuit scheme that enables high speed operation and low leakage power consumption at low supply voltage. A low-power, low-voltage 2 k/spl times/16 b SRAM macro was designed and fabricated using a 0.25 /spl mu/m process. It showed stable operation with an access time of 7.0 ns and power consumption of 3.9 mW at 1.0 V (boost 1.5 V), 100 MHz, 85/spl deg/C.

Shuichi Kawashima | Makoto Hamaminato | R. Sasagawa | Isao Fukushi | T. Izawa

[1] Toshihiko Mori,et al. A Charge-Transfer-Amplifier and an Encoded-Bus Architecture for Low-Power SRAM's , 1997 .

[2] M. Yamashina,et al. A current direction sense technique for multiport SRAM's , 1996 .

[3] L. G. Heller,et al. High sensitivity charge-transfer sense amplifier , 1975 .

[4] S. Watanabe,et al. Stand-by/active mode logic for sub-1 V 1 G/4 Gb DRAMs , 1993, Symposium 1993 on VLSI Circuits.

[5] M. Yamashina,et al. A current direction sense technique for multi-port SRAMs , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..