An Assessment of µ-Czochralski, Single-Grain Silicon Thin-Film Transistor Technology for Large-Area, Sensor and 3-D Electronic Integration

Single-grain (SG) thin-film transistors (TFTs) fabricated inside location-controlled silicon grains using the mu-Czochralski method are benchmarked for analog and RF applications. Each silicon grain is defined by excimer laser recrystallization of polysilicon. Thin-film transistors may be fabricated in this manner on silicon or low-cost flexible plastic substrates as processing temperatures remain below 350degC, making the SG-TFT a potential enabling technology for large-area highly integrated electronic systems or systems-in-package with low manufacturing cost. Operational amplifier and voltage reference circuits of varying complexity were designed and measured in order to evaluate the effects of channel position and processing variation on analog circuits. A two-stage telescopic cascode operational amplifier fabricated in an experimental 1.5 mum SG-TFT technology demonstrates a DC gain of 55 dB (unity-gain bandwidth of 6.3 MHz), while a prototype CMOS voltage reference with a power supply rejection ratio (PSRR) of 50 dB is also demonstrated. With fT comparable to single-crystal MOSFETs of comparable gate length, the SG-TFT can also enable RF circuits for wireless applications. A 12 dB gain RF cascode amplifier with on-chip inductors and operating in the 433 MHz ISM band is demonstrated. Excellent agreement with simulations is attained using a modified BSIM-SOI model extracted from measurements of experimental SG-TFT devices.

[1]  F. Krummenacher,et al.  A high-performance autozeroed CMOS opamp with 50 /spl mu/V offset , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[2]  Tatsuya Shimoda,et al.  High Performance P-Channel Single-Crystalline Si TFTs Fabricated Inside a Location-Controlled Grain by μ-Czochralski Process( Electronic Displays) , 2004 .

[3]  Francois Krummenacher,et al.  SA 21.3: A High-Performance Autozeroed CMOS Opamp with 50pV Offset , 1997 .

[4]  Ryoichi Ishihara,et al.  SPICE Modeling of Single-Grain Si TFTs using BSIMSOI , 2007 .

[5]  G. A. Garcia,et al.  High-mobility fully depleted thin-film SOS MOSFET's , 1992 .

[6]  Chul-Hi Han,et al.  A physical-based analytical turn-on model of polysilicon thin film transistors for circuit simulation , 1995, Proceedings of International Electron Devices Meeting.

[7]  J. W. Metselaar,et al.  Microstructure characterization of location-controlled Si-islands crystallized by excimer laser in the μ-Czochralski (grain filter) process , 2007 .

[8]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[9]  G.C.M. Meijer,et al.  Temperature sensors and voltage references implemented in CMOS technology , 2001, IEEE Sensors Journal.

[10]  S. Adriaensen,et al.  A voltage reference compatible with standard SOI CMOS processes and consuming 1 pA to 50 nA from room temperature up to 300/spl deg/C , 2002, 2002 IEEE International SOI Conference.

[11]  J. W. Metselaar,et al.  Automated Digital Circuits Design Based on Single-Grain Si TFTs Fabricated Through μ-Czochralski ( Grain Filter ) Process , 2006 .

[12]  H. P. Tuinhout.  Electrical characterisation of matched pairs for evaluation of integrated circuit technologies , 2005 .

[13]  Yojiro Matsueda,et al.  30.1: A 6-bit-Color VGA Low-Temperature Poly-Si TFT-LCD with Integrated Digital Data Drivers , 1998 .

[14]  A. Lewis,et al.  Circuit design and performance for large area electronics , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[15]  Tatsuya Shimoda,et al.  Effects of Capping Layer on Grain Growth with µ-Czochralski Process during Excimer Laser Crystallization , 2006 .

[16]  Ryoichi Ishihara,et al.  (100)-textured self-assembled square-shaped polycrystalline silicon grains by multiple shot excimer laser crystallization , 2006 .

[17]  O. Rozeau,et al.  Polysilicon high frequency devices for large area electronics: Characterization, simulation and modeling , 2007 .

[18]  J. Seto.  The electrical properties of polycrystalline silicon films , 1975 .

[19]  Gabor C. Temes,et al.  Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization , 1996, Proc. IEEE.

[20]  C.I.M. Beenakker,et al.  Single-grain Si thin-film transistors for analog and RF circuit applications , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[21]  P. J. Scanlon,et al.  Conductivity behavior in polycrystalline semiconductor thin film transistors , 1982 .

[22]  Ryoichi Ishihara,et al.  Large Polycrystalline Silicon Grains Prepared by Excimer Laser Crystallization of Sputtered Amorphous Silicon Film with Process Temperature at 100 °C , 2007 .

[23]  H. Ghazlane,et al.  Auto-zero stabilized CMOS amplifiers for very low voltage or current offset , 2003, 2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515).

[24]  Denis Flandre,et al.  A Voltage Reference Compatible with Standard SO1 CMOS Processes and Consuming 1pA to 50nA from room temperature up to 3OOOC , 2002 .

[25]  E. Menard,et al.  High-speed mechanically flexible single-crystal silicon thin-film transistors on plastic substrates , 2006, IEEE Electron Device Letters.

[26]  J. W. Metselaar,et al.  Electrical property of coincidence site lattice grain boundary in location-controlled Si island by excimer-laser crystallization , 2005 .

[27]  Krishna C. Saraswat,et al.  High-performance germanium-seeded laterally crystallized TFTs for vertical device integration , 1998 .

[28]  Ryoichi Ishihara,et al.  Formation of location-controlled crystalline islands using substrate-embedded seeds in excimer-laser crystallization of silicon films , 2001 .

[29]  S. Inoue,et al.  Dependence of single-crystalline Si TFT characteristics on the channel position inside a location-controlled grain , 2005, IEEE Transactions on Electron Devices.

[30]  Hyung-Kyu Lim,et al.  Threshold voltage of thin-film Silicon-on-insulator (SOI) MOSFET's , 1983, IEEE Transactions on Electron Devices.