A 4GS/s 8-bit time-interleaved SAR ADC with an energy-efficient architecture in 130 nm CMOS

[1]  Mohammad Mahdi Khafaji,et al.  A 55-GHz-Bandwidth Track-and-Hold Amplifier in 28-nm Low-Power CMOS , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Boris Murmann.  The successive approximation register ADC: a versatile building block for ultra-low- power to ultra-high-speed applications , 2016, IEEE Communications Magazine.

[3]  Georg Böck,et al.  A 0.02-mm2 9-bit 100-MS/s Charge-Injection Cell Based SAR-ADC in 65-nm LP CMOS , 2018, ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC).

[4]  Pedro M. Figueiredo,et al.  Comparator Metastability in the Presence of Noise , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Samuel Palermo,et al.  Analog-to-Digital Converter-Based Serial Links: An Overview , 2018, IEEE Solid-State Circuits Magazine.

[6]  Johan Schoukens,et al.  Dynamic testing and diagnostics of A/D converters , 1986 .

[7]  Robert H. Walden,et al.  Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..

[8]  Greg Raybon.  High symbol rate transmission systems for data rates from 400 Gb/s to 1Tb/s , 2015, 2015 Optical Fiber Communications Conference and Exhibition (OFC).

[9]  Mario Rafael Hueda,et al.  Design and Experimental Evaluation of a Time-Interleaved ADC Calibration Algorithm for Application in High-Speed Communication Systems , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Shouli Yan,et al.  A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13 µm CMOS , 2009, IEEE J. Solid State Circuits.

[11]  Mario R. Hueda,et al.  An Energy-Efficient Hierarchical Architecture for Time-Interleaved SAR ADC , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Bram Nauta,et al.  A 1.35 GS/s, 10 b, 175 mW Time-Interleaved AD Converter in 0.13 µm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[13]  Yung-Hui Chung,et al.  A 38-mW 7-bit 5-GS/s Time-Interleaved SAR ADC with Background Skew Calibration , 2018, 2018 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[14]  Jan Craninckx,et al.  A 70dB DR 10b 0-to-80MS/s current-integrating SAR ADC with adaptive dynamic range , 2012, 2012 IEEE International Solid-State Circuits Conference.

[15]  Ping Gui,et al.  A 56-GS/s 8-bit Time-Interleaved ADC With ENOB and BW Enhancement Techniques in 28-nm CMOS , 2019, IEEE Journal of Solid-State Circuits.

[16]  Lukas Kull.  Challenges in implementing high-speed, low-power ADCs in CMOS , 2015, 2015 Optical Fiber Communications Conference and Exhibition (OFC).

[17]  Takuji Miki,et al.  A 2-GS/s 8-bit Time-Interleaved SAR ADC for Millimeter-Wave Pulsed Radar Baseband SoC , 2017, IEEE Journal of Solid-State Circuits.

[18]  Mario R. Hueda,et al.  A 4GS/s 8-bit SAR ADC with an Energy-Efficient Time-Interleaved Architecture in 130nm CMOS , 2020, 2020 Argentine Conference on Electronics (CAE).

[19]  Sandipan Kundu,et al.  A 1.2 V 2.64 GS/s 8bit 39 mW skew-tolerant time-interleaved SAR ADC in 40 nm digital LP CMOS for 60 GHz WLAN , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.

[20]  Behzad Razavi.  Problem of timing mismatch in interleaved ADCs , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[21]  N. P. van der Meijs,et al.  A 26 $\mu$ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios , 2011, IEEE Journal of Solid-State Circuits.

[22]  Pablo S. Mandolesi,et al.  A 2GS/s 6-bit CMOS time-interleaved ADC for analysis of mixed-signal calibration techniques , 2015 .

[23]  Stephen E. Ralph,et al.  Frequency Dependent ENoB Requirements for 400G/600G/800G Optical Links , 2020, Journal of Lightwave Technology.

[24]  Thomas Toifl,et al.  28.5 A 10b 1.5GS/s pipelined-SAR ADC with background second-stage common-mode regulation and offset calibration in 14nm CMOS FinFET , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[25]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[26]  Pierluigi Nuzzo,et al.  Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.