Compact Degradation Sensors for Monitoring NBTI and Oxide Degradation

We designed two compact in situ NBTI and oxide degradation sensors with digital outputs in 130 nm CMOS. The 308 μm2 NBTI sensor and the 150 μm2 oxide degradation sensor provide digital frequency outputs and are compatible with a cell-based design methodology without requiring analog supplies. The sensors enable high-volume data collection and monitoring of degradation mechanisms to guide dynamic control schemes and warn of impending device failure. Large scale data-collection permits improved modeling and the potential for insight into the underlying reliability mechanisms. The oxide degradation sensor monitors the change in gate leakage under stress conditions and is the first proposed of its kind. The NBTI sensor is 110× smaller than previous work and is designed to compensate for temperature variations during measurement. A maximum error of 2.2% is observed for the NBTI sensor under process, voltage, and temperature variations. It provides ΔVth measurement with 3σ accuracy of 1.23 mV from 40° C-110° C.

[1]  M. Denais,et al.  NBTI degradation: From physical mechanisms to modelling , 2006, Microelectron. Reliab..

[2]  David Blaauw,et al.  Compact In-Situ Sensors for Monitoring Negative-Bias-Temperature-Instability Effect and Oxide Degradation , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  D. Kwong,et al.  Dynamic NBTI of PMOS transistors and its impact on device lifetime , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[4]  New characterization and modeling approach for NBTI degradation from transistor to product level , 2007, 2007 IEEE International Electron Devices Meeting.

[5]  Bram Nauta,et al.  Digital Detection of Oxide Breakdown and Life-Time Extension in Submicron CMOS Technology , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[6]  Y. Uraoka,et al.  Evaluation technology of VLSI reliability using hot carrier luminescence , 1991 .

[7]  John Keane,et al.  An On-Chip NBTI Sensor for Measuring pMOS Threshold Voltage Degradation , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  B.C. Paul,et al.  Impact of NBTI on the temporal performance degradation of digital circuits , 2005, IEEE Electron Device Letters.

[9]  John Keane,et al.  An All-In-One Silicon Odometer for Separately Monitoring HCI, BTI, and TDDB , 2010, IEEE Journal of Solid-State Circuits.

[10]  Y. Yeo,et al.  Characterization and Physical Origin of Fast Vth Transient in NBTI of pMOSFETs with SiON Dielectric , 2006, 2006 International Electron Devices Meeting.

[11]  M. Ketchen,et al.  Ring Oscillator Based Test Structure for NBTI Analysis , 2007, 2007 IEEE International Conference on Microelectronic Test Structures.

[12]  David Blaauw,et al.  Reliability modeling and management in dynamic microprocessor-based systems , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[13]  S. Holland,et al.  A quantitative physical model for time-dependent breakdown in SiO2 , 1985, 23rd International Reliability Physics Symposium.

[14]  Paulo F. Butzen,et al.  An array-based test circuit for fully automated gate dielectric breakdown characterization , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[15]  C.H. Kim,et al.  Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits , 2007, 2007 IEEE Symposium on VLSI Circuits.

[16]  Dieter K. Schroder,et al.  Negative bias temperature instability: What do we understand? , 2007, Microelectron. Reliab..

[17]  N. Mielke,et al.  Universal recovery behavior of negative bias temperature instability [PMOSFETs] , 2003, IEEE International Electron Devices Meeting 2003.

[18]  Yu Cao,et al.  Modeling and minimization of PMOS NBTI effect for robust nanometer design , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[19]  Pradeep Dubey,et al.  Platform 2015: Intel ® Processor and Platform Evolution for the Next Decade , 2005 .

[20]  David Blaauw,et al.  Analysis of System-Level Reliability Factors and Implications on Real-Time Monitoring Methods for Oxide Breakdown Device Failures , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[21]  Sachin S. Sapatnekar,et al.  Impact of NBTI on SRAM read stability and design for reliability , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[22]  V. Huard,et al.  On-the-fly characterization of NBTI in ultra-thin gate oxide PMOSFET's , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[23]  T. Noguchi,et al.  A new method for precise evaluation of dynamic recovery of negative bias temperature instability , 2005, Proceedings of the 2005 International Conference on Microelectronic Test Structures, 2005. ICMTS 2005..

[24]  S.R. Nariani,et al.  A simple wafer-level measurement technique for predicting oxide reliability , 1995, IEEE Electron Device Letters.

[25]  R. Fowler,et al.  Electron Emission in Intense Electric Fields , 1928 .

[26]  S. Demuynck,et al.  AC NBTI studied in the 1 Hz -- 2 GHz range on dedicated on-chip CMOS circuits , 2006, 2006 International Electron Devices Meeting.

[27]  Yu Cao,et al.  The Impact of NBTI on the Performance of Combinational and Sequential Circuits , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[28]  D. Kwong,et al.  Dynamic NBTI of p-MOS transistors and its impact on MOSFET scaling , 2002, IEEE Electron Device Letters.

[29]  peixiong zhao,et al.  Physical mechanisms of negative-bias temperature instability , 2005 .

[30]  M. Lenzlinger,et al.  Fowler‐Nordheim Tunneling into Thermally Grown SiO2 , 1969 .