2.5 GHz 4-phase clock generator with scalable and no feedback loop architecture

With multi-phase clocking, it is possible to attain a higher operating speed than the internal clock frequency determined by the device performance limitation. When multi-phase clocking is to be applied to larger die sizes or to multi-channel communications, however, it is extremely difficult to distribute the multi phase clock signals to distant local areas without generating inter-phase skew. To achieve a small area for clock distribution, the multi-phase clock generator reported here uses the delay compensation technique. Because this generator does not require a feedback loop, it is compact, adding only a small amount to chip area. Further, it produces accurate phase differences between multi-phase clock signals. Multi-clock generators of this type are applied to 2.5 GHz 4-phase clock distribution of an 8-channel receiver, fabricated with 0.13 /spl mu/m CMOS technology, and operating at 5 Gb/s.

[1]  Stefanos Sidiropoulos,et al.  A semidigital dual delay-locked loop , 1997, IEEE J. Solid State Circuits.

[2]  K. Nakamura,et al.  A CMOS 50% duty cycle repeater using complementary phase blending , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[3]  M.-J.E. Lee,et al.  A 90 mW 4 Gb/s equalized I/O circuit with input offset cancellation , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[4]  M. Mitsuishi,et al.  A 1.3 cycle lock time, non-PLL/DLL jitter suppression clock multiplier based on direct clock cycle interpolation for "clock on demand" , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).