Improving the Performances of the nMPRA Processor using a Custom Interrupt Management Scheduling Policy
暂无分享,去创建一个
[1] Kiyoshi Ohishi,et al. FPGA-Based High-Performance Force Control System With Friction-Free and Noise-Free Force Observation , 2014, IEEE Transactions on Industrial Electronics.
[2] Mohammad Reza Zolghadri,et al. Fault-Tolerant Five-Leg Converter Topology With FPGA-Based Reconfigurable Control , 2013, IEEE Transactions on Industrial Electronics.
[3] Steve R. Kleiman,et al. Interrupts as threads , 1995, OPSR.
[4] Ioan Ungurean,et al. CPU Architecture Based on a Hardware Scheduler and Independent Pipeline Registers , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[5] Mohammad Reza Zolghadri,et al. FPGA-Based Reconfigurable Control for Fault-Tolerant Back-to-Back Converter Without Redundancy , 2013, IEEE Transactions on Industrial Electronics.
[6] David R. Selviah,et al. Real-Time Nonlinear Parameter Estimation Using the Levenberg–Marquardt Algorithm on Field Programmable Gate Arrays , 2013, IEEE Transactions on Industrial Electronics.