Characterization of scaled SONOS EEPROM memory devices for space and military systems

We present recent results on an integrated radiation-hardened technology, which consists of scaled silicon-oxide-nitride-oxide-silicon (SONOS) nonvolatile semiconductor memory (NVSM) and bulk CMOS devices - devices designed specifically for high-density, 1 Mb EEPROMs operating in space and military environments. These devices operate at low-voltage (+7V, 2.5 ms write, -7V, 7.5 ms erase) with 10-year retention at 150C and greater than 10/sup 5/ erase/write cycles. We describe erase/write, retention and endurance results over a 22-250C temperature range with a tunnel oxide of 1.8 nm, 'oxynitride' of 6.5 nm, and a blocking or 'cap' oxide of 3.0 nm. These scaled SONOS devices exhibit an extrapolated 10-year memory window of 1.2V (22C) and acceptable 0.3V (150C). A SONOS retention model is presented, which includes charge loss from both direct tunneling and thermal excitation. We discuss recent results of a radiation-hardened 1Mb SONOS EEPROM and its memory cell. In addition, we discuss experiments on 'localized' charge storage with hot electron injection to write SONOS/NROM/spl trade/ memory devices for higher functional density with increased retention.

[1]  M. White,et al.  Characterizing damage to ONO dielectrics induced during programming SONOS/NROMTM non-volatile semiconductor memory (NVSM) devices , 2004 .

[2]  M. White,et al.  An analytical retention model for SONOS nonvolatile memory devices in the excess electron state , 2003, International Semiconductor Device Research Symposium, 2003.

[3]  Yang Yang,et al.  Charge retention of scaled SONOS nonvolatile memory devices at elevated temperatures , 2000 .

[4]  P. McWhorter,et al.  Modeling the memory retention characteristics of silicon‐nitride‐oxide‐silicon nonvolatile transistors in a varying thermal environment , 1990 .

[5]  G. D. Wilka,et al.  APPLIED PHYSICS REVIEW High- k gate dielectrics: Current status and materials properties considerations , 2001 .

[6]  C. Svensson,et al.  Discharge of MNOS structures at elevated temperatures , 1976 .

[7]  J.R. Murray,et al.  Design, fabrication and characterization of high density radiation hardened SONOS/CMOS EEPROMs for space and military systems , 2004, Proceedings. 2004 IEEE Computational Systems Bioinformatics Conference.

[8]  B. Eitan,et al.  Characterization of channel hot electron injection by the subthreshold slope of NROM/sup TM/ device , 2001, IEEE Electron Device Letters.

[9]  Yoshiaki Kamigaki,et al.  A new portrayal of electron and hole traps in amorphous silicon nitride , 1990 .

[10]  Ingemar Lundström,et al.  Discharge of MNOS structures , 1973 .

[11]  M. White,et al.  Determination of the trapped charge distribution in scaled silicon nitride MONOS nonvolatile memory devices by tunneling spectroscopy , 1991 .

[12]  Ken Uchida,et al.  Yield and reliability of MNOS EEPROM products , 1989 .

[13]  J. Bu,et al.  Design considerations in scaled SONOS nonvolatile memory devices , 2001 .

[14]  Boaz Eitan,et al.  NROM (TM) - a new technology for non-volatile memory products , 2002 .

[15]  M. White,et al.  Characterization of SONOS oxynitride nonvolatile semiconductor memory devices , 2003 .

[16]  B. Eitan,et al.  Impact of programming charge distribution on threshold voltage and subthreshold slope of NROM memory cells , 2002 .

[17]  Chenming Hu,et al.  MOSFET drain breakdown voltage , 1986, IEEE Electron Device Letters.

[18]  Marvin H. White,et al.  SONOS nonvolatile semiconductor memories for space and military applications , 2001, 2001 IEEE Aerospace Conference Proceedings (Cat. No.01TH8542).

[19]  J. R. Cricchi,et al.  Characterization of thin-oxide MNOS memory transistors , 1972 .

[21]  Yu Wang,et al.  An analytical retention model for SONOS nonvolatile memory devices in the excess electron state , 2005 .

[22]  Yin Hu,et al.  Charge retention in scaled SONOS nonvolatile semiconductor memory devices—Modeling and characterization☆ , 1993 .