Sampling techniques of non-equally probable faults in VLSI systems

The purpose of this paper is to present a novel methodology for defect-oriented (DO) fault sampling, and its implementation in a new extraction tool, lobs. The methodology is based on the statistics theory, and on the application of the concepts of estimation of totals over subpopulations and stratified sampling to the fault sampling problem. The proposed sampling methodology applies to non-equally probable DO faults, exhibiting a wide range of probabilities of occurrence, and leads to confidence intervals similar to the ones obtained with equally probable faults. ISCAS'85 benchmark circuits are laid out and lobs used to ascertain the results.

[1]  Vishwani D. Agrawal,et al.  Fault sampling revisited , 1990, IEEE Design & Test of Computers.

[2]  João Paulo Teixeira,et al.  Test preparation methodology for high coverage of physical defects in CMOS digital ICs , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[3]  João Paulo Teixeira,et al.  Physical DFT for High Coverage of Realistic Faults , 1992, Proceedings International Test Conference 1992.

[4]  João Paulo Teixeira,et al.  Integrated approach for circuit and fault extraction of VLSI circuits , 1996, Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[5]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[6]  Brown,et al.  Defect Level as a Function of Fault Coverage , 1981, IEEE Transactions on Computers.

[7]  Sidney C. Port,et al.  Probability, Random Variables, and Stochastic Processes—Second Edition (Athanasios Papoulis) , 1986 .

[8]  Wilfried Daehn.  Fault simulation using small fault samples , 1991, J. Electron. Test..

[9]  João Paulo Teixeira,et al.  Realistic fault extraction for high-quality design and test of VLSI systems , 1997, 1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[10]  Hans-Joachim Wunderlich,et al.  Simulation results of an efficient defect analysis procedure , 1994, Proceedings., International Test Conference.

[11]  Robert C. Aitken,et al.  Test sets and reject rates: all fault coverages are not created equal , 1993, IEEE Design & Test of Computers.

[12]  M. Ray Mercer,et al.  On efficiently and reliably achieving low defective part levels , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[13]  João Paulo Teixeira,et al.  Test preparation for high coverage of physical defects in CMOS digital ICs , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[14]  F. Joel Ferguson,et al.  Sandia National Labs , 2022 .

[15]  A. Winsor.  Sampling techniques. , 2000, Nursing times.

[16]  João Paulo Teixeira,et al.  Defect level evaluation in an IC design environment , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  F. Joel Ferguson,et al.  Carafe: an inductive fault analysis tool for CMOS VLSI circuits , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[18]  John G. Proakis,et al.  Probability, random variables and stochastic processes , 1985, IEEE Trans. Acoust. Speech Signal Process..

[19]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[20]  H. T. Nagle,et al.  Statistical fault sampling , 1989 .

[21]  Tracy Larrabee,et al.  Testing CMOS logic gates for: realistic shorts , 1994, Proceedings., International Test Conference.