An Improved Capacitor Voltage-Balancing Method for Five-Level Diode-Clamped Converters With High Modulation Index and High Power Factor
暂无分享,去创建一个
[1] Dushan Boroyevich,et al. A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters , 2000 .
[2] Fang Zheng Peng,et al. A Sinusoidal PWM Method With Voltage Balancing Capability for Diode-Clamped Five-Level Converters , 2009, IEEE Transactions on Industry Applications.
[3] Reza Iravani,et al. Control and DC-capacitor voltage balancing of a space vector-modulated five-level STATCOM , 2009 .
[4] Yilmaz Sozer,et al. Capacitor voltage balancing using minimum loss SVPWM for a five-level diode-clamped converter , 2014, 2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014.
[5] Zeliang Shu,et al. Voltage Balancing Approaches for Diode-Clamped Multilevel Converters Using Auxiliary Capacitor-Based Circuits , 2013, IEEE Transactions on Power Electronics.
[6] Wang Yue,et al. A novel DC voltage balancing scheme of five-level converters based on reference-decomposition SVPWM , 2012 .
[7] Chen Yu,et al. The loss calculation of RCD snubber with forward and reverse recovery effects considerations , 2011, 8th International Conference on Power Electronics - ECCE Asia.
[8] Hirofumi Akagi,et al. Low-Modulation-Index Operation of a Five-Level Diode-Clamped PWM Inverter With a DC-Voltage-Balancing Circuit for a Motor Drive , 2012, IEEE Transactions on Power Electronics.
[9] Wang Yue,et al. A novel DC voltage balancing scheme of five-level converters based on reference-decomposition SVPWM , 2012, 2012 Twenty-Seventh Annual IEEE Applied Power Electronics Conference and Exposition (APEC).
[10] Reza Iravani,et al. Analysis and Control of DC-Capacitor-Voltage-Drift Phenomenon of a Passive Front-End Five-Level Converter , 2007, IEEE Transactions on Industrial Electronics.
[11] Ivo Barbi,et al. Fundamentals of a new diode clamping multilevel inverter , 2000 .
[12] Nasrudin Abd. Rahim,et al. Five-Level Diode-Clamped Inverter With Three-Level Boost Converter , 2014, IEEE Transactions on Industrial Electronics.
[13] Dongsheng Zhou,et al. Dead-time effect and compensations of three level neutral point clamp inverters for high performance drive applications , 1997, Proceedings of the IECON'97 23rd International Conference on Industrial Electronics, Control, and Instrumentation (Cat. No.97CH36066).
[14] Stephen J. Finney,et al. Capacitor voltage balancing using redundant states of space vector modulation for five-level diode clamped inverters , 2010 .
[15] Stig Munk-Nielsen,et al. Enhanced DC-Link Capacitor Voltage Balancing Control of DC–AC Multilevel Multileg Converters , 2015, IEEE Transactions on Industrial Electronics.
[16] D. Boroyevich,et al. The nearest three virtual space vector PWM - a modulation for the comprehensive neutral-point balancing in the three-level NPC inverter , 2004, IEEE Power Electronics Letters.
[17] Jano Malvar,et al. Effects of Discretization Methods on the Performance of Resonant Controllers , 2010, IEEE Transactions on Power Electronics.
[18] Hirofumi Akagi,et al. A New Neutral-Point-Clamped PWM Inverter , 1981, IEEE Transactions on Industry Applications.
[19] P. N. Tekwani,et al. Pulse-based dead-time compensation method for selfbalancing space vector pulse width-modulated scheme used in a three-level inverter-fed induction motor drive , 2011 .
[20] Jie Chen,et al. Multilevel SVPWM With DC-Link Capacitor Voltage Balancing Control for Diode-Clamped Multilevel Converter Based STATCOM , 2013, IEEE Transactions on Industrial Electronics.
[21] H. Akagi,et al. A New DC-Voltage-Balancing Circuit Including a Single Coupled Inductor for a Five-Level Diode-Clamped PWM Inverter , 2011, IEEE Transactions on Industry Applications.
[22] S. J. Finney,et al. Dc-link capacitor voltage balancing for a five-level diode-clamped active power filter using redundant vectors , 2010, 2010 20th Australasian Universities Power Engineering Conference.
[23] Reza Iravani,et al. A Space Vector Modulation Strategy for a Back-to-Back Five-Level HVDC Converter System , 2009, IEEE Transactions on Industrial Electronics.
[24] B. A. Welchko,et al. Effects and Compensation of Dead-Time and Minimum Pulse-Width Limitations in Two-Level PWM Voltage Source Inverters , 2006, Conference Record of the 2006 IEEE Industry Applications Conference Forty-First IAS Annual Meeting.
[25] Pedro Bañuelos Sánchez,et al. Brief review on snubber circuits , 2010, 2010 20th International Conference on Electronics Communications and Computers (CONIELECOMP).
[26] Francisco D. Freijedo,et al. Analysis and Design of Resonant Current Controllers for Voltage-Source Converters by Means of Nyquist Diagrams and Sensitivity Function , 2011, IEEE Transactions on Industrial Electronics.
[27] Ouassima Akhrif,et al. A multivariable adaptive nonlinear controller for a five-level diode clamped active power filter , 2012, 2012 American Control Conference (ACC).
[28] Zeliang Shu,et al. One-inductor-based auxiliary circuit for dc-link capacitor voltage equalisation of diode-clamped multilevel converter , 2013 .
[29] Bin Wu,et al. A simple method for capacitor voltages balancing of diode-clamped multilevel converters using space vector modulation , 2013, IECON 2013 - 39th Annual Conference of the IEEE Industrial Electronics Society.
[30] Anshuman Shukla,et al. Control of dc capacitor voltages in diode-clamped multilevel inverter using bidirectional buck-boost choppers , 2012 .
[31] Marcelo L. Heldwein,et al. Three-phase five-level active-neutral-point-clamped converters for medium voltage applications , 2013, 2013 Brazilian Power Electronics Conference.