Hardware-oriented optimization and block-level architecture design for MPEG-4 FGS encoder

MPEG-4 Fine Granularity Scalability (FGS) provides bandwidth adaptation and error resilience features for streaming applications. In this paper, by estimating the required computational power for FGS in a video encoding system, an efficient FGS implementation method is exploited. With the proposed hardware-oriented optimization approaches, a hardwired FGS block-level processing core is proposed to provide a cost-effective solution to FGS implementation. The proposed hardware core can support profile level 5, frame size 720/spl times/576, 30Hz, for real-time streaming applications at 54 MHz.

[1]  Weiping Li,et al.  Overview of fine granularity scalability in MPEG-4 video standard , 2001, IEEE Trans. Circuits Syst. Video Technol..

[2]  K. Ohmori,et al.  A 60 MHz 240 mW MPEG-4 video-phone LSI with 16 Mb embedded DRAM , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[3]  Yung-Chi Chang,et al.  Texture coder design of MPEG4 video by using interleaving schedule , 2002, Proceedings. IEEE International Conference on Multimedia and Expo.

[4]  T. Takayanagi,et al.  A 60-MHz 240-mW MPEG-4 videophone LSI with 16-Mb embedded DRAM , 2000, IEEE Journal of Solid-State Circuits.

[5]  Y. Watanabe,et al.  An MPEG-4 video LSI with an error-resilient codec core based on a fast motion estimation algorithm , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).