Experiences with Performance Measurement and Modeling of a Processor Array

The evolution of technology provides the opportunity of forming large processor ensembles working closely together. When decomposing application programs and assigning subtasks to different processors we expect not only high throughput, but also the fastest possible execution of each individual demand. The level of performance in these areas is strongly influenced by the hardware interconnection structure and by the communication software.

[1]  U. Herzog,et al.  Einführung in die Methodik der Verkehrstheorie und ihre Anwendung bei Multiprozessor-Rechenanlagen , 1981 .

[2]  Jarek Deminet.  Experience with Multiprocessor Algorithms , 1982, IEEE Transactions on Computers.

[3]  James P. Anderson,et al.  D825- a Multiple-Computer System for Command and Control , 1899 .

[4]  Gerald Estrin,et al.  Snuper computer: a computer in instrumentation automaton , 1967, AFIPS '67 (Spring).

[5]  William R. Crowther,et al.  Pluribus: a reliable multiprocessor , 1975, AFIPS '75.

[6]  Wolfgang Händler.  The concept of Marco-Pipelining with high availability / Ein Makro-Pipelining Konzept mit hoher Verfügbarkeit , 1973, Elektron. Rechenanlagen.

[7]  Jack L. Rosenfeld,et al.  Solution of the Dirichlet problem on a simulated parallel processing system , 1968, IFIP Congress.

[8]  Hansjörg Fromm.  Multiprozessor-Rechenanlagen: Programmstrukturen, Maschinenstrukturen und Zuordnungsprobleme , 1982 .

[9]  John Edward Stockenberg.  Optimization through migration of functions in a layered firmware-software system. , 1977 .

[10]  James P. Anderson,et al.  D825 - a multiple-computer system for command & control , 1962, AFIPS '62 (Fall).

[11]  Liba Svobodova.  Online system performance measurements with software and hybrid monitors , 1973, SOSP '73.

[12]  Ulrich Herzog,et al.  Synchronization Problems in Hierarchically Organized Multiprocessor Computer Systems , 1979, Performance.

[13]  Peter M. Schwarz,et al.  Experience Using Multiprocessor Systems—A Status Report , 1980, CSUR.

[14]  Alan Jay Smith,et al.  Interference in multiprocessor computer systems with interleaved memory , 1976, CACM.

[15]  Charles E. Skinner,et al.  Effects of Storage Contention on System Performance , 1969, IBM Syst. J..

[16]  William Daniel Strecker.  An analysis of the instruction execution rate in certain computer structures , 1970 .

[17]  EnslowPhilip.  Multiprocessor Organizationa Survey , 1977 .

[18]  Rainer Klar,et al.  Instrumentierung eines Prozessor-feldes , 1979, GI Jahrestagung.

[19]  Philip Enslow,et al.  Multiprocessor Organization—a Survey , 1977, CSUR.

[20]  David Cronshaw,et al.  On using a hardware monitor as an intelligent peripheral , 1973, PERV.

[21]  William R. Crowther,et al.  A new minicomputer/multiprocessor for the ARPA network , 1973, AFIPS National Computer Conference.

[22]  Wolfgang Händler,et al.  A general purpose array with a broad spectrum of applications , 1995, Computer Architecture.

[23]  Barry R. Borgerson,et al.  PRIME: a modular architecture for terminal-oriented systems , 1972, AFIPS '72 (Spring).

[24]  Hansjörg Fromm.  Modellierung und Analyse bei Speicherinterferenz in hierarchisch organisierten Multiprozessorsystemen , 1981, MMB.

[25]  R. Klar,et al.  Hardware Measurements and Their Application on Performance Evaluation in a Processor-Array , 1981 .

[26]  Samuel H. Fuller,et al.  Cm*: a modular, multi-microprocessor , 1977, AFIPS '77.

[27]  Gordon Bell,et al.  C.mmp: a multi-mini-processor , 1972, AFIPS '72 (Fall, part II).

[28]  Wolfgang Kleinöder,et al.  Warteschlangenmodelle für Mehrprozessorsysteme: Maximale Bedinungszeit von l parallel arbeitenden Bedienunsstationen , 1979, GI Jahrestagung.

[29]  Dileep Bhandarkar,et al.  Analysis of Memory Interference in Multiprocessors , 1975, IEEE Transactions on Computers.

[30]  Rainer Klar,et al.  Hardware-measurements of storage access conflicts in the processor array EGPA(1) , 1980, ISCA '80.