A MMSE interpolated timing recovery scheme for the magnetic recording channel

Advances in VLSI technology permit the use of interpolated timing recovery (ITR) as a replacement for the conventional VCO-based phase lock loop. Fully digital ITR has the advantage of lower cost and higher stability. In this paper, we present an interpolated timing recovery scheme that requires almost no oversampling, which should be suitable for high-speed storage channels.

[1]  Roy D. Cideciyan,et al.  A PRML System for Digital Magnetic Recording , 1992, IEEE J. Sel. Areas Commun..

[2]  K. Mueller,et al.  Timing Recovery in Digital Synchronous Data Receivers , 1976, IEEE Trans. Commun..

[3]  Donald C. Cox,et al.  Design of optimal interpolation filter for symbol timing recovery , 1997, IEEE Trans. Commun..

[4]  Marc Moeneclaey,et al.  Symbol synchronizer performance affected by non-ideal interpolation in digital modems , 1994, Proceedings of ICC/SUPERCOMM'94 - 1994 International Conference on Communications.

[5]  Floyd M. Gardner,et al.  Interpolation in digital modems. I. Fundamentals , 1993, IEEE Trans. Commun..

[6]  Lars Erup,et al.  Interpolation in digital modems. II. Implementation and performance , 1993, IEEE Trans. Commun..