Implementation of a real-time multiple input multiple output channel estimator on the smart antenna software radio test system platform using the Xilinx Virtex 2 Pro Field Programmable Gate Array

This paper describes the concept, architecture, development and demonstration of a real time, channel estimator system on a Xilinx Virtex 2 Pro field programmable gate array for a 4-transmit 4-receiver multiple input and multiple output (MIMO) wireless test platform. It is designed and developed for research into receiver diversity and MIMO wireless systems. Hardware, firmware, use of the Xilinx Core Generator Intellectual Property modules and experimental verification of the channel estimator are discussed

[1]  Ray Andraka,et al.  A survey of CORDIC algorithms for FPGA based computers , 1998, FPGA '98.

[2]  Desmond P. Taylor,et al.  Experimental verification of space-time algorithms using the smart antenna software radio test system (SASRATS) platform , 2004, 2004 IEEE 15th International Symposium on Personal, Indoor and Mobile Radio Communications (IEEE Cat. No.04TH8754).

[3]  Desmond P. Taylor,et al.  Smart antenna software radio test system , 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002.

[4]  David Gesbert,et al.  From theory to practice: an overview of MIMO space-time coded wireless systems , 2003, IEEE J. Sel. Areas Commun..

[5]  Desmond P. Taylor,et al.  Implementation of a high speed four transmitter space-time encoder using field programmable gate array and parallel digital signal processors , 2006, Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06).

[6]  Siavash M. Alamouti,et al.  A simple transmit diversity technique for wireless communications , 1998, IEEE J. Sel. Areas Commun..