Multi-clock SOC test schedule based on TWC&S

Both wrapper and TAM are important components in SOC test architecture, and wrapper scan chain optimization and TAM optimization are NP-hard problems. Addressing wrapper scan chain optimization or TAM optimization separately leads to SOC test time sub-optimal. This paper presents a TWC&S (TAM/wrapper co-optimization and scheduling) algorithm for multi-clock SOC after combining the advantages of wrapper scan chain optimization and TAM optimization, and it aims to decrease test time of multi-clock SOC extremely. To demonstrate the validity of the proposed algorithm, experiment is performed on the multi-clock SOC MCDS2. The results show that there exist inflexion of test time, and the optimal test time is 23.2% when the widths of test bus are 20 vs. the least one. The phenomenon, decreasing degree of test time decreases slowly with test bus widths increase, demonstrates that trade-off will be achieved properly among test time, test area and design complexity.

[1]  Hideo Fujiwara,et al.  An SoC Test Scheduling Algorithm using Reconfigurable Union Wrappers , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[2]  Erik Jan Marinissen,et al.  Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..

[3]  Hideo Fujiwara,et al.  Power-Constrained Test Scheduling for Multi-Clock Domain SoCs , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[4]  Erik Jan Marinissen,et al.  Efficient test access mechanism optimization for system-on-chip , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Yervant Zorian,et al.  Testing Embedded-Core-Based System Chips , 1999, Computer.

[6]  Erik Jan Marinissen,et al.  Cluster-based test architecture design for system-on-chip , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[7]  Zebo Peng,et al.  Test scheduling and scan-chain division under power constraint , 2001, Proceedings 10th Asian Test Symposium.

[8]  Erik Jan Marinissen,et al.  On using rectangle packing for SOC wrapper/TAM co-optimization , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[9]  Krishnendu Chakrabarty,et al.  Test scheduling for core-based systems using mixed-integer linearprogramming , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..