Multi-clock SOC test schedule based on TWC&S
暂无分享,去创建一个
Wang Jia | Lin Feng | Sun Yan | Jiang Yanhui | Zhang Jinyi
[1] Hideo Fujiwara,et al. An SoC Test Scheduling Algorithm using Reconfigurable Union Wrappers , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.
[2] Erik Jan Marinissen,et al. Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..
[3] Hideo Fujiwara,et al. Power-Constrained Test Scheduling for Multi-Clock Domain SoCs , 2006, Proceedings of the Design Automation & Test in Europe Conference.
[4] Erik Jan Marinissen,et al. Efficient test access mechanism optimization for system-on-chip , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Yervant Zorian,et al. Testing Embedded-Core-Based System Chips , 1999, Computer.
[6] Erik Jan Marinissen,et al. Cluster-based test architecture design for system-on-chip , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).
[7] Zebo Peng,et al. Test scheduling and scan-chain division under power constraint , 2001, Proceedings 10th Asian Test Symposium.
[8] Erik Jan Marinissen,et al. On using rectangle packing for SOC wrapper/TAM co-optimization , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).
[9] Krishnendu Chakrabarty,et al. Test scheduling for core-based systems using mixed-integer linearprogramming , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..