Low-Loss Patterned Ground Shield Interconnect Transmission Lines in Advanced IC Processes

In this paper, we provide an extensive experimental and theoretical study of the benefits of patterned ground shield interconnect transmission lines over more conventional layouts in advanced integrated-circuit processes. As part of this experimental work, we present the first comparative study taken on truly differential transmission line test structures. Our experimental results obtained on transmission lines with patterned ground shields are compared against a predictive compact equivalent-circuit model. This model employs exact closed-form expressions for the inductances, and describes key performance figures such as characteristic impedance and attenuation loss with excellent accuracy

[1]  Keith A. Jenkins,et al.  When are transmission-line effects important for on-chip interconnections? , 1997 .

[2]  Ching-Wen Hsue,et al.  Circuit-concept approach to radiated emissions of printed circuit boards , 2004 .

[3]  S. Ramo,et al.  Fields and Waves in Communication Electronics , 1966 .

[4]  A. Mangan,et al.  De-embedding transmission line measurements for accurate modeling of IC designs , 2006, IEEE Transactions on Electron Devices.

[5]  R. Lowther,et al.  On-chip interconnect lines with patterned ground shields , 2000 .

[6]  M. Zaghloul,et al.  Characterization of broad-band transmission for coplanar waveguides on CMOS silicon substrates , 1998 .

[7]  W. R. Eisenstadt,et al.  S-parameter-based IC interconnect transmission line characterization , 1992 .

[8]  Alberto L. Sangiovanni-Vincentelli,et al.  Automatic generation of analytical models for interconnect capacitances , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  T. Itoh,et al.  Phenomenological loss equivalence method for planar quasi-TEM transmission lines with a thin normal conductor or superconductor , 1989 .

[10]  D.B.M. Klaassen,et al.  Record RF performance of standard 90 nm CMOS technology , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[11]  A. E. Ruehii.  Inductance Calculations in a Complex Integrated Circuit Environment , 2002 .

[12]  G.A.M. Hurkx,et al.  QUBiC4plus: a cost-effective BiCMOS manufacturing technology with elite passive enhancements optimized for 'silicon-based' RF-system-in-package environment , 2005, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting, 2005..

[13]  Byunghoo Jung,et al.  Novel CMOS low-loss transmission line structure , 2004, Proceedings. 2004 IEEE Radio and Wireless Conference (IEEE Cat. No.04TH8746).

[14]  A. Weisshaar,et al.  Enhanced transmission characteristics of on-chip interconnects with orthogonal gridded shield , 2001 .

[15]  J.R. Long,et al.  Shielded passive devices for silicon-based monolithic microwave and millimeter-wave integrated circuits , 2006, IEEE Journal of Solid-State Circuits.

[16]  D. Goren,et al.  On-chip SiGe transmission line measurements and model verification up to 110 GHz , 2005, IEEE Microwave and Wireless Components Letters.

[17]  L.F. Tiemeijer,et al.  Predictive spiral inductor compact model for frequency and time domain , 2003, IEEE International Electron Devices Meeting 2003.

[18]  R. J. Havens,et al.  Low-Loss Patterned Ground Shield Interconnect Transmission Lines in Advanced IC Processes , 2007 .

[19]  S. Wong,et al.  Exploiting CMOS reverse interconnect scaling in multigigahertz amplifier and oscillator design , 2001, IEEE J. Solid State Circuits.

[20]  J.A.M. Geelen,et al.  An improved de-embedding technique for on-wafer high-frequency characterization , 1991, Proceedings of the 1991 Bipolar Circuits and Technology Meeting.

[21]  E. Kan,et al.  High-speed interconnects with underlayer orthogonal metal grids , 2004, IEEE Transactions on Advanced Packaging.