Formal verification of sequential circuits using binary decision diagrams