Design of a 0.13-&mgr;m CMOS cascade expandable ΣΔ modulator for multi-standard RF telecom systems

This paper reports a 130-nm CMOS programmable cascade &Sgr;&Dgr; modulator for multi-standard wireless terminals, capable of operating on three standards: GSM, Bluetooth and UMTS. The modulator is reconfigured at both architecture- and circuit- level in order to adapt its performance to the different standards specifications with optimized power consumption. The design of the building blocks is based upon a top-down CAD methodology that combines simulation and statistical optimization at different levels of the system hierarchy. Transistor-level simulations show correct operation for all standards, featuring 13-bit, 11.3-bit and 9-bit effective resolution within 200-kHz, 1-MHz and 4-MHz bandwidth, respectively.

[1]  Xavier Aragones,et al.  Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs , 1999 .

[2]  M. Ismail,et al.  A low power multi-standard sigma-delta ADC for WCDMA/GSM/Bluetooth applications , 2004, The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004..

[3]  Francisco V. Fernández,et al.  Reconfiguration of cascade Sigma Delta modulators for multistandard GSM/Bluetooth/UMTS/WLAN transceivers. , 2006 .

[4]  W. Sansen,et al.  A 15-b resolution 2-MHz Nyquist rate /spl Delta//spl Sigma/ ADC in a 1-/spl mu/m CMOS technology , 1998 .

[5]  A. Abidi.  Direct-conversion radio transceivers for digital communications , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[6]  Thomas Burger,et al.  A 13.5mW, 185 MSample/s ΔΣ-modulator for UMTS/GSM dual-standard IF reception , 2001 .

[7]  Mohammed Ismail,et al.  Multi-Standard CMOS Wireless Receivers: Analysis and Design , 2002 .

[8]  Belén Pérez-Verdú,et al.  High-order Cascade Multi-bit ΣΔ Modulators , 2003 .

[9]  Peter Y. K. Cheung,et al.  MASH delta-sigma modulators for wideband and multi-standard applications , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[10]  B. Leung,et al.  Distortion analysis of MOS track-and-hold sampling mixers using time-varying Volterra series , 1999 .

[11]  Baher S. Haroun,et al.  18.1 A 1.5V 2.4/2.9mW 79/50dB DR Σ∆ Modulator for GSM/WCDMA in a 0.13µm Digital Process , 2002 .

[12]  Mohammed Ismail,et al.  A reconfigurable low IF-zero IF receiver architecture for multi-standard wide area wireless networks , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[13]  S. Garverick,et al.  A third-order multistage sigma-delta modulator with reduced sensitivity to nonidealities , 1991 .

[14]  B. Razavi,et al.  An 8-bit 150-MHz CMOS A/D converter , 1999, IEEE Journal of Solid-State Circuits.

[15]  C. S. Petrie,et al.  A multibit sigma-delta ADC for multimode receivers , 2003, IEEE J. Solid State Circuits.

[16]  Francisco V. Fernández,et al.  High-Level Synthesis of Switched-Capacitor , Switched-Current and Continuous-Time Modulators Using SIMULINK-Based Time-Domain Behavioral Models , 2005 .

[17]  Ángel Rodríguez-Vázquez,et al.  Highly linear 2.5-V CMOS ΣΔ modulator for ADSL+ , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[18]  Lazaros F. Merakos,et al.  Toward a generic "always best connected" capability in integrated WLAN/UMTS cellular mobile networks (and beyond) , 2005, IEEE Wireless Communications.