Adaptive receivers for high-speed wireline links

This thesis examines the design of high-speed wireline receivers that can be adapted to a variety of operating conditions. In particular, the ability to adapt to varying received signal strengths, channel losses and operating frequencies is explored. In order to achieve this flexibility, this thesis examines several key components of such a receiver. First, a 15 Gb/s preamplifier with 10-dB gain control for the input stage of an analog front end (AFE) is presented that automatically adjusts its power consumption to suit the gain and linearity requirements of the AFE for various received signal strengths. The gain of this preamplifier, along with the amount of peaking delivered by a linear equalizer in the AFE are controlled using a new adaptation technique, which adds only a small amount of overhead to the receiver. This adaptation scheme is able to sense changes in the received signal conditions and automatically adjust the equalization and gain of the AFE in order to optimize the vertical opening of the received eye. In addition, this thesis presents the first clock multiplier with both a wide operating frequency range and the ability to transition between completely off and fully operational modes in under 10 cycles of the reference clock. This multiplier relies on the careful use of several injection-locked oscillators (ILOs) with an aggregate lock range of 55.7% of the 3.16-GHz centre frequency. The design of these ILOs was facilitated by the use of a new method for modeling the injection locking behaviour of oscillators. This model differs from existing techniques in the way that it relies on the simulated response of an oscillator to injected stimuli, instead of complex equations using quasi-physical parameters, to predict the behaviour of an ILO.

[1]  Shen-Iuan Liu,et al.  40 Gb/s Transimpedance-AGC Amplifier and CDR Circuit for Broadband Data Receivers in 90 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[2]  B. Johnson,et al.  A Wide-Range Mixed-Mode DLL for a Combination 512 Mb 2.0 Gb/s/pin GDDR3 and 2.5 Gb/s/pin GDDR4 SDRAM , 2008, IEEE Journal of Solid-State Circuits.

[3]  Yong Liu,et al.  A 19Gb/s serial link receiver with both 4-tap FFE and 5-tap DFE functions in 45nm SOI CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[4]  H. Noguchi,et al.  A 40-Gb/s CDR Circuit With Adaptive Decision-Point Control Based on Eye-Opening Monitor Feedback , 2008, IEEE Journal of Solid-State Circuits.

[5]  F. Buchali,et al.  Fast eye monitor for 10 Gbit/s and its application for optical PMD compensation , 2001, OFC 2001. Optical Fiber Communication Conference and Exhibit. Technical Digest Postconference Edition (IEEE Cat. 01CH37171).

[6]  Shiro Dosho,et al.  An Ultra-Wide Range Bi-Directional Transceiver With Adaptive Power Control Using Background Replica VCO Gain Calibration , 2011, IEEE Journal of Solid-State Circuits.

[7]  Liang-Hung Lu,et al.  A CMOS Tunable Transimpedance Amplifier , 2006, IEEE Microwave and Wireless Components Letters.

[8]  Ting Wu,et al.  A Tri-Modal 20-Gbps/Link Differential/DDR3/GDDR5 Memory Interface , 2012, IEEE Journal of Solid-State Circuits.

[9]  T. Toifl,et al.  A multiphase PLL for 10 Gb/s links in SOI CMOS technology , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[10]  L. J. Paciorek.  Injection locking of oscillators , 1965 .

[11]  R. Harjani,et al.  High Speed Frequency Hopping Using Injection Locked Front-Ends , 2007, 2007 Conference Record of the Forty-First Asilomar Conference on Signals, Systems and Computers.

[12]  Didier Belot,et al.  A 17.5-to-20.94GHz and 35-to-41.88GHz PLL in 65nm CMOS for wireless HD applications , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[13]  Friedel Gerfers,et al.  A 0.2–2 Gb/s 6x OSR Receiver Using a Digitally Self-Adaptive Equalizer , 2008, IEEE Journal of Solid-State Circuits.

[14]  Bryan Casper,et al.  A 47$\,\times\,$ 10 Gb/s 1.4 mW/Gb/s Parallel Interface in 45 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[15]  Anthony Chan Carusone,et al.  A 15-Gb/s preamplifier with 10-dB gain control and 8-mV sensitivity in 65-nm CMOS , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[16]  Liang-Hung Lu,et al.  Analysis and Design of Wideband Injection-Locked Ring Oscillators With Multiple-Input Injection , 2007, IEEE Journal of Solid-State Circuits.

[17]  M.E. Heidari,et al.  Injection-Locked Frequency Dividers based on Ring Oscillators with Optimum Injection for Wide Lock Range , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[18]  Wei Zhang,et al.  21.7 A 500mW digitally calibrated AFE in 65nm CMOS for 10Gb/s Serial links over backplane and multimode fiber , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[19]  Robert G. Meyer,et al.  A wideband low-noise variable-gain BiCMOS transimpedance amplifier , 1994 .

[20]  Jihong Ren,et al.  Near-Optimal Equalizer and Timing Adaptation for I/O Links Using a BER-Based Metric , 2008, IEEE Journal of Solid-State Circuits.

[21]  Vladimir Stojanovic,et al.  Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane transceiver cell , 2003 .

[22]  A.C. Carusone,et al.  A 20-Gb/s coaxial cable receiver analog front-end in 90-nm CMOS technology , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[23]  I-Ting Lee,et al.  G-Band Injection-Locked Frequency Dividers Using $\pi$-type LC Networks , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Ramesh Harjani,et al.  Understanding the Transient Behavior of Injection Locked LC Oscillators , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[25]  Ayal Shoval,et al.  An 8.4mW/Gb/s 4-lane 48Gb/s multi-standard-compliant transceiver in 40nm digital CMOS technology , 2011, 2011 IEEE International Solid-State Circuits Conference.

[26]  A.C. Carusone,et al.  CMOS Oscillators for Clock Distribution and Injection-Locked Deskew , 2009, IEEE Journal of Solid-State Circuits.

[27]  Jared Zerbe,et al.  A 2.3–4GHz injection-locked clock multiplier with 55.7% lock range and 10-ns power-on , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[28]  A. Rylyakov,et al.  A 10-Gb/s two-dimensional eye-opening monitor in 0.13-/spl mu/m standard CMOS , 2005, IEEE Journal of Solid-State Circuits.

[29]  B.M. Helal,et al.  A low noise programmable clock multiplier based on a pulse injection-locked oscillator with a highly-digital tuning loop , 2009, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[30]  Anthony Chan Carusone,et al.  Modeling and Design of Multilevel Bang–Bang CDRs in the Presence of ISI and Noise , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[31]  Jri Lee,et al.  A 20-Gb/s Burst-Mode Clock and Data Recovery Circuit Using Injection-Locking Technique , 2008, IEEE Journal of Solid-State Circuits.

[32]  Tomi Räty,et al.  Adaptive Real-Time Video Streaming System for Best-Effort IP Networks , 2009, 2009 Fourth International Conference on Systems.

[33]  David J. Allstot,et al.  Strong Injection Locking in Low- $Q$ LC Oscillators: Modeling and Application in a Forwarded-Clock I/O Receiver , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[34]  James E. Jaussi,et al.  Strong injection locking of low-Q LC oscillators , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[35]  Henry Samueli,et al.  A single-chip universal burst receiver for cable modem/digital cable-TV applications , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[36]  Guangyu Evelina Zhang,et al.  A 10 Gb/s BiCMOS adaptive cable equalizer , 2005, IEEE Journal of Solid-State Circuits.

[37]  Hui Wu,et al.  Injection-Locked Clocking: A Low-Power Clock Distribution Scheme for High-Performance Microprocessors , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[38]  B. Helal,et al.  A Low Jitter Programmable Clock Multiplier Based on a Pulse Injection-Locked Oscillator With a Highly-Digital Tuning Loop , 2008, IEEE Journal of Solid-State Circuits.

[39]  D. Leeson.  A simple model of feedback oscillator noise spectrum , 1966 .

[40]  A.J. Baker.  An adaptive cable equalizer for serial digital video rates to 400 Mb/s , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[41]  Anthony Chan Carusone,et al.  Gain and equalization adaptation to optimize the vertical eye opening in a wireline receiver , 2010, IEEE Custom Integrated Circuits Conference 2010.

[42]  I. Novak,et al.  Temperature and Moisture Dependence of PCB and Package Traces and the Impact on Signal Performance , 2012 .

[43]  G.L. Beers,et al.  A Frequency-Dividing Locked-in Oscillator Frequency-Modulation Receiver , 1944, Proceedings of the IRE.

[44]  J. Roychowdhury,et al.  Capturing oscillator injection locking via nonlinear phase-domain macromodels , 2004, IEEE Transactions on Microwave Theory and Techniques.

[45]  E. Sackinger,et al.  Broadband Circuits for Optical Fiber Communication , 2005 .

[46]  Luiz André Barroso,et al.  The Case for Energy-Proportional Computing , 2007, Computer.

[47]  V. Stojanovic,et al.  A 1-10 Gbps PAM2, PAM4, PAM2 partial response receiver analog front end with dynamic sampler swapping capability for backplane serial communications , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[48]  Takayasu Sakurai,et al.  315MHz energy-efficient injection-locked OOK transmitter and 8.4µW power-gated receiver front-end for wireless ad hoc network in 40nm CMOS , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[49]  Kwang-Ting Cheng,et al.  Test strategies for adaptive equalizers , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[50]  Behzad Razavi,et al.  Low-Power CMOS Equalizer Design for 20-Gb/s Systems , 2011, IEEE Journal of Solid-State Circuits.

[51]  Anthony Chan Carusone,et al.  A 32/16 Gb/s 4/2-PAM transmitter with PWM pre-Emphasis and 1.2 Vpp per side output swing in 0.13-μm CMOS , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[52]  Paolo Maffezzoni.  Analysis of Oscillator Injection Locking Through Phase-Domain Impulse-Response , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[53]  Jri Lee,et al.  Subharmonically injection-locked PLLs for ultra-low-noise clock generation , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[54]  Deog-Kyoon Jeong,et al.  A 0.18-/spl mu/m CMOS 3.5-gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method , 2004 .

[55]  U. Langmann,et al.  A 10-Gb/s eye-opening monitor IC for decision-guided adaptation of the frequency response of an optical receiver , 2000, IEEE Journal of Solid-State Circuits.

[56]  Sheng Ye,et al.  A multiple-crystal interface PLL with VCO realignment to reduce phase noise , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[57]  R. Adler.  A Study of Locking Phenomena in Oscillators , 1946, Proceedings of the IRE.

[58]  Jeffrey Harr,et al.  Building Blocks , 2013 .

[59]  Jared Zerbe,et al.  A 5.6Gb/s 2.4mW/Gb/s bidirectional link with 8ns power-on , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[60]  Michael Bucher,et al.  A 4.3 GB/s Mobile Memory Interface With Power-Efficient Bandwidth Scaling , 2010, IEEE Journal of Solid-State Circuits.

[61]  Niraj K. Jha,et al.  Simultaneous Dynamic Voltage Scaling of Processors and Communication Links in Real-Time Distributed Embedded Systems , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[62]  Ahmad Mirzaei,et al.  Analysis of Oscillators Locked by Large Injection Signals: Generalized Adler's Equation and Geometrical Interpretation , 2006, IEEE Custom Integrated Circuits Conference 2006.

[63]  M. F.,et al.  Bibliography , 1985, Experimental Gerontology.

[64]  Paul Voois,et al.  A 90 nm CMOS DSP MLSD Transceiver With Integrated AFE for Electronic Dispersion Compensation of Multimode Optical Fibers at 10 Gb/s , 2008, IEEE Journal of Solid-State Circuits.

[65]  S.P. Voinigescu,et al.  The Invariance of Characteristic Current Densities in Nanoscale MOSFETs and Its Impact on Algorithmic Design Methodologies and Design Porting of Si(Ge) (Bi)CMOS High-Speed Building Blocks , 2006, IEEE Journal of Solid-State Circuits.