Towards early validation of firmware-based power management using virtual prototypes: A constrained random approach

Efficient power management is very important for modern System-on-Chip to satisfy the conflicting demands on high performance and low power consumption. Nowadays, global power management is mostly implemented in firmware (FW) due to the relative ease of development and its flexibility. Recent advances in system-level power modeling and estimation open up opportunities for early validation of these FW-based power management strategies. In this paper, we propose a novel approach for this purpose using SystemC-based Virtual Prototypes (VPs) and constrained random (CR) techniques. The CR-generated representative system workloads are executed in a power-aware FW/VP co-simulation to validate that available performance and power budgets are satisfied. As a proof-of-concept, we demonstrate our power validation approach on the LEON3-based SoCRocket VP.

[1]  Wolfgang Ecker,et al.  The semantic of the power intent format UPF: Consistent power modeling from system level to implementation , 2013, 2013 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS).

[2]  Rainer Leupers,et al.  Black box ESL power estimation for loosely-timed TLM models , 2016, 2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS).

[3]  Adnan Aziz,et al.  Constraint-based verification , 2006 .

[4]  Chantal Ykman-Couvreur,et al.  The COMPLEX reference framework for HW/SW co-design and power management supporting platform-based design-space exploration , 2013, Microprocess. Microsystems.

[5]  Luciano Lavagno,et al.  Virtual Platform-Based Design Space Exploration of Power-Efficient Distributed Embedded Applications , 2015, ACM Trans. Embed. Comput. Syst..

[6]  Rolf Drechsler,et al.  Towards formal verification of real-world SystemC TLM peripheral models - a case study , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[7]  Eric Senn,et al.  Functional level power analysis: an efficient approach for modeling the power consumption of complex processors , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[8]  Thomas Schuster,et al.  SoCRocket - A virtual platform for the European Space Agency's SoC development , 2014, 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).

[9]  Rainer Leupers,et al.  Creation of ESL power models for communication architectures using automatic calibration , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[10]  Rolf Drechsler,et al.  Quality-Driven SystemC Design , 2009 .

[11]  Michael Glaß,et al.  Exploration of Power Domain Partitioning for Application-Specific SoCs in System-Level Design , 2016, MBMV.

[12]  Rolf Drechsler,et al.  Compiled Symbolic Simulation for SystemC , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[13]  Mahmut T. Kandemir,et al.  The design and use of simplePower: a cycle-accurate energy estimation tool , 2000, Proceedings 37th Design Automation Conference.

[14]  Michel Auguin,et al.  Using unified power format standard concepts for power-aware design and verification of systems-onchip at transaction level , 2012, IET Circuits Devices Syst..

[15]  R. Drechsler,et al.  CRAVE 2.0: The Next Generation Constrained Random Stimuli Generator for SystemC , 2014 .

[16]  Osman S. Unsal,et al.  System-level power estimation tool for embedded processor based platforms , 2014, RAPIDO '14.