A 12 bit 160 MS/s Two-Step SAR ADC With Background Bit-Weight Calibration Using a Time-Domain Proximity Detector

A 12 bit 160 MS/s two-step pipelined SAR ADC was fabricated in a 40 nm CMOS low-leakage digital process. A background bit-weight calibration exploiting the comparator resolving time information and the employment of a sub-binary DAC in the first SAR stage are two key techniques in this work to attain high conversion throughput and power savings at the same time using a simple, low-gain (~30 dB) residue amplifier. The overall architecture and the digital calibration also enable the downsizing of the first SAR stage to that of the kT/C limit, yielding a wideband input network delivering an over 80 dB spurious-free dynamic range (SFDR) while digitizing a 300 MHz input at 160 MS/s. The core ADC consumes 4.96 mW and occupies an area of 0.042 mm2; the calibration circuits dissipate 0.1 mW (estimated). An 86.9 dB SFDR and a 66.7 dB signal-to-noise plus distortion ratio (SNDR) were measured with a 2 Vpp, 5 MHz sine-wave input at full speed. The ADC achieves a Walden figure-of-merit (FoM) of 20.7 fJ/conversion-step with a Nyquist input.

[1]  Colin Lyden,et al.  An 18 b 12.5 MS/s ADC With 93 dB SNR , 2010, IEEE Journal of Solid-State Circuits.

[2]  Jieh-Tsorng Wu,et al.  A 10-Bit 300-MS/s Pipelined ADC With Digital Calibration and Digital Bias Generation , 2013, IEEE Journal of Solid-State Circuits.

[3]  Yuan Zhou,et al.  A 12b 160MS/s synchronous two-step SAR ADC achieving 20.7fJ/step FoM with opportunistic digital background calibration , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[4]  Un-Ku Moon,et al.  A 10-b Ternary SAR ADC With Quantization Time Information Utilization , 2012, IEEE Journal of Solid-State Circuits.

[5]  Jason Hu,et al.  An 11.5-ENOB 100-MS/s 8mW dual-reference SAR ADC in 28nm CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[6]  I. Galton,et al.  A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC , 2004, IEEE Journal of Solid-State Circuits.

[7]  Ho-Young Lee,et al.  29.3 A 14b 1GS/s RF sampling pipelined ADC with background calibration , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[8]  Un-Ku Moon,et al.  A 31.3fJ/conversion-step 70.4dB SNDR 30MS/s 1.2V two-step pipelined ADC in 0.13μm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[9]  Boris Murmann,et al.  An 8-bit 450-MS/s single-bit/cycle SAR ADC in 65-nm CMOS , 2013, 2013 Proceedings of the ESSCIRC (ESSCIRC).

[10]  Yu Lin,et al.  An 11b 3.6GS/s time-interleaved SAR ADC in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[11]  F. Kuttner.  A 1.2V 10b 20MS/S Non-Binary Successive Approximation ADC in 0.13μm CMOS , 2002 .

[12]  P. Gray,et al.  All-MOS charge redistribution analog-to-digital conversion techniques. I , 1975, IEEE Journal of Solid-State Circuits.

[13]  Masanori Furuta,et al.  A 10-bit, 40-MS/s, 1.21 mW Pipelined SAR ADC Using Single-Ended 1.5-bit/cycle Conversion Technique , 2011, IEEE Journal of Solid-State Circuits.

[14]  Eric A. M. Klumperink,et al.  Advantages of Shift Registers Over DLLs for Flexible Low Jitter Multiphase Clock Generation , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Borivoje Nikolic,et al.  A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[16]  Bang-Sup Song,et al.  A 15-bit Linear 20-MS/s Pipelined ADC Digitally Calibrated With Signal-Dependent Dithering , 2008, IEEE Journal of Solid-State Circuits.

[17]  Franco Maloberti,et al.  An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC , 2012, IEEE Journal of Solid-State Circuits.

[18]  Tadahiro Kuroda,et al.  A 0.5 V 1.1 MS/sec 6.3 fJ/Conversion-Step SAR-ADC With Tri-Level Comparator in 40 nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[19]  Wenbo Liu,et al.  A 12-bit, 45-MS/s, 3-mW Redundant Successive-Approximation-Register Analog-to-Digital Converter With Digital Calibration , 2011, IEEE Journal of Solid-State Circuits.

[20]  Nan Sun.  Exploiting Process Variation and Noise in Comparators to Calibrate Interstage Gain Nonlinearity in Pipelined ADCs , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Charles K. Sestok,et al.  A 12b 1GS/s SiGe BiCMOS two-way time-interleaved pipeline ADC , 2011, 2011 IEEE International Solid-State Circuits Conference.

[22]  Eitake Ibaragi,et al.  A 14b 80 MS/s SAR ADC With 73.6 dB SNDR in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[23]  Yun-Shiang Shu.  A 6b 3GS/s 11mW fully dynamic flash ADC in 40nm CMOS with reduced number of comparators , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[24]  Soon-Jyh Chang,et al.  A 9-bit 150-MS/s 1.53-mW subranged SAR ADC in 90-nm CMOS , 2010, 2010 Symposium on VLSI Circuits.

[25]  B.P. Ginsburg,et al.  500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.

[26]  Seung-Chul Lee,et al.  A 15-MHz Bandwidth 1-0 MASH $\Sigma \Delta $ ADC With Nonlinear Memory Error Calibration Achieving 85-dBc SFDR , 2014, IEEE Journal of Solid-State Circuits.

[27]  Takashi Morie,et al.  A 71dB-SNDR 50MS/s 4.2mW CMOS SAR ADC by SNR enhancement techniques utilizing noise , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[28]  Jan Craninckx,et al.  A 70 dB SNDR 200 MS/s 2.3 mW dynamic pipelined SAR ADC in 28nm digital CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[29]  Tai-Cheng Lee,et al.  A 12-bit 210-MS/s 5.3-mW pipelined-SAR ADC with a passive residue transfer technique , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[30]  Michael P. Flynn,et al.  A SAR-Assisted Two-Stage Pipeline ADC , 2011, IEEE Journal of Solid-State Circuits.

[31]  Ho-Jin Park,et al.  An 8.6 ENOB 900MS/s time-interleaved 2b/cycle SAR ADC with a 1b/cycle reconfiguration for resolution enhancement , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[32]  I. Galton,et al.  A digitally enhanced 1.8 V 15 b 40 MS/s CMOS pipelined ADC , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[33]  N. P. van der Meijs,et al.  A 26 $\mu$ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios , 2011, IEEE Journal of Solid-State Circuits.