Area-IO DRAM/logic integration with system-in-a-package (SiP)

This paper presents a cost-effective area-IO DRAM (aDRAM)/logic integration implemented with CLC (chip-laminate-chip)-based system-in-a-package (SiP) technology. By inserting 512 area-IOs into the area-IO DRAM, the bandwidth of the area-IO DRAM can achieve 10GB/s when working under 166MHz. An interface module with configurable IO width was also developed to make this implementation platform able to be adapted by various applications. A performance analysis, including bandwidth and power is also presented in this paper. It is demonstrated that area-IO DRAM/logic integration with SiP technology provides significant cost-effective implementation methodology compared with embedded DRAM and off-chip DRAM.

[1]  M. Wang,et al.  Memory and logic integration for System-in-a-Package , 2001, ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No.01TH8549).

[2]  K. Abe,et al.  An embedded DRAM module using a dual sense amplifier architecture in a logic process , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[3]  S. Mourad,et al.  Signal integrity and design consideration of an MCM for video graphic acceleration , 2000, IEEE 9th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.00TH8524).

[4]  R. Busch,et al.  A 1 MB, 100 MHz integrated L2 cache memory with 128b interface and ECC protection , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.