An Efficient Multilayer MCM Router Based on Four-Via Routing

In this paper, we present an efficient multilayer general area router, named V4R, for MCM and dense PCB designs. It uses no more than four vias to route every net and yet produces high quality routing solutions. It combines global routing and detailed routing in one step and produces high quality detailed routing solutions directly from the given netlist and module placement. As a result, V4R is independent of net ordering, runs much faster, and uses far less memory compared to other multilayer general area routers. Experimental results show that V4R outperforms both the 3D maze router and the SLICE router significantly.

[1]  R. P. Dilworth,et al.  A DECOMPOSITION THEOREM FOR PARTIALLY ORDERED SETS , 1950 .

[2]  Chak-Kuen Wong,et al.  Layer assignment for multichip modules , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Toshinobu Kashiwabara,et al.  Exact algorithms for multilayer topological via minimization , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Daniel J. Kleitman,et al.  Strong Versions of Sperner's Theorem , 1976, J. Comb. Theory, Ser. A.

[5]  Jason Cong,et al.  A layout modification approach to via minimization , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Jason Cong,et al.  High-performance clock routing based on recursive geometric matching , 1991, 28th ACM/IEEE Design Automation Conference.

[7]  Qing Zhu,et al.  Perfect-balance planar clock routing with minimal path-length , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[8]  Majid Sarrafzadeh,et al.  M/sup 2/R: multilayer routing algorithm for high-performance MCMs , 1994 .

[9]  F. Hwang.  On Steiner Minimal Trees with Rectilinear Distance , 1976 .

[10]  Jason Cong,et al.  On the k-layer planar subset and via minimization problems , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[11]  D. R. Fulkerson,et al.  Flows in Networks. , 1964 .

[12]  Robert E. Tarjan,et al.  Data structures and network algorithms , 1983, CBMS-NSF regional conference series in applied mathematics.

[13]  Martin D. F. Wong,et al.  Generating more compactable channel routing solutions , 1990, Integr..

[14]  Wayne Wei-Ming Dai,et al.  Topological routing in SURF: generating a rubber-band sketch , 1991, 28th ACM/IEEE Design Automation Conference.

[15]  David Gries,et al.  The Science of Programming , 1981, Text and Monographs in Computer Science.

[16]  Robert F. Miracky,et al.  Technologies for rapid prototyping of multi-chip modules , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[17]  R. Tsay.  Exact zero skew , 1991, ICCAD 1991.

[18]  Takeshi Yoshimura,et al.  Efficient Algorithms for Channel Routing , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Jiri Soukup,et al.  Fast Maze Router , 1978, 15th Design Automation Conference.

[20]  D. R. Barbour,et al.  Thermal conduction module: a high-performance multilayer ceramic package , 1982 .

[21]  David N. Deutsch.  A “DOGLEG” channel router , 1976, DAC 1976.

[22]  T. C. Chern,et al.  Fast algorithm for optimal layer assignment , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[23]  Wayne Wei-Ming Dai,et al.  Rubber band routing and dynamic data representation , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[24]  Thomas G. Szymanski,et al.  A fast algorithm for computing longest common subsequences , 1977, CACM.

[25]  Chung-Kuan Cheng,et al.  Improved channel routing by via minimization and shifting , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[26]  Akihiko Hanafusa,et al.  Three-dimensional routing for multilayer ceramic printed circuit boards , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[27]  Masao Sato,et al.  Routability of a rubber-band sketch , 1991, 28th ACM/IEEE Design Automation Conference.

[28]  Jason Cong,et al.  A fast multilayer general area router for MCM designs , 1992, EURO-DAC '92.

[29]  Massoud Pedram,et al.  Automatic Layout of Silicon-On-Silicon Hybrid Packages , 1989, 26th ACM/IEEE Design Automation Conference.

[30]  Malgorzata Marek-Sadowska.  An Unconstrained Topological Via Minimization Problem for Two-Layer Routing , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[31]  Jason Cong,et al.  A fast multilayer general area router for MCM designs , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[32]  Arvind Srinivasan,et al.  Clock routing for high-performance ICs , 1991, DAC '90.

[33]  D. Herrell.  Multichip module technology at MCC , 1990, IEEE International Symposium on Circuits and Systems.

[34]  Terumine Hayashi,et al.  Timing-oriented routers for PCB layout design of high-performance computers , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[35]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[36]  Majid Sarrafzadeh,et al.  The pin redistribution problem in multi-chip modules , 1991, [1991] Proceedings Fourth Annual IEEE International ASIC Conference and Exhibit.

[37]  Majid Sarrafzadeh,et al.  The pin redistribution problem in multi-chip modules , 1994, Math. Program..

[38]  C. L. Liu.  Elements of Discrete Mathematics , 1985 .