Automatic Insertion of Low Power Annotations in RTL for Pipelined Microprocessors

We propose instruction-driven slicing, a technique for annotating microprocessor descriptions at the register transfer level (RTL) in order to achieve lower power dissipation. Our technique automatically annotates existing RTL code to optimize the circuit for lowering power dissipated by switching activity. Our technique can be applied at the architectural level as well, achieving similar power gains. We demonstrate our technique on architectural and RTL models of a 32-bit OpenRISC processor (OR1200), showing power gains for the SPEC2000 benchmarks

[1]  José C. Monteiro,et al.  Optimization of combinational and sequential logic circuits for low power using precomputation , 1995, Proceedings Sixteenth Conference on Advanced Research in VLSI.

[2]  Margaret Martonosi,et al.  Dynamic thermal management for high-performance microprocessors , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.

[3]  David W. Binkley,et al.  Program slicing , 2008, 2008 Frontiers of Software Maintenance.

[4]  Akihito Sakanaka,et al.  A leakage-energy-reduction technique for highly-associative caches in embedded systems , 2003, MEDEA '03.

[5]  Tiziano Villa,et al.  VIS: A System for Verification and Synthesis , 1996, CAV.

[6]  Masahiro Fujita,et al.  Program Slicing of Hardware Description Languages , 1999, CHARME.

[7]  Frank Tip,et al.  A survey of program slicing techniques , 1994, J. Program. Lang..

[8]  Frank Vahid,et al.  A Way-Halting Cache for Low-Energy High-Performance Systems , 2005, IEEE Computer Architecture Letters.

[9]  Michael C. Huang,et al.  Branch prediction on demand: an energy-efficient solution , 2003, ISLPED '03.

[10]  Todd M. Austin,et al.  The SimpleScalar tool set, version 2.0 , 1997, CARN.

[11]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[12]  Sharad Malik,et al.  Guarded evaluation: pushing power management to logic synthesis/design , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Jacob A. Abraham,et al.  A Hierarchical Test Generation Approach Using Program Slicing Techniques on Hardware Description Languages , 2003, J. Electron. Test..

[14]  Jianwei Chen,et al.  Integrating complete-system and user-level performance/power simulators: the SimWattch approach , 2003, 2003 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS 2003..

[15]  Sharad Malik,et al.  A Survey of Optimization Techniques Targeting Low Power VLSI Circuits , 1995, 32nd Design Automation Conference.

[16]  Alain J. Martin,et al.  ET 2 : a metric for time and energy efficiency of computation , 2002 .

[17]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).