Design of CNTFET-based 2-bit ternary ALU for nanoelectronics

This article presents a hardware-efficient design of 2-bit ternary arithmetic logic unit (ALU) using carbon nanotube field-effect transistors (CNTFETs) for nanoelectronics. The proposed structure introduces a ternary adder–subtractor functional module to optimise ALU architecture. The full adder–subtractor (FAS) cell uses nearly 72% less transistors than conventional architecture, which contains separate ternary cells for addition as well as subtraction. The presented ALU also minimises ternary function expressions with utilisation of binary gates for optimisation at the circuit level, thus attaining a simple design. Hspice simulations results demonstrate that the ALU ternary circuits achieve great improvement in terms of power delay product with respect to their CMOS counterpart at 32 nm.

[1]  Chung-Yu Wu,et al.  Design and application of pipelined dynamic CMOS ternary logic and simple ternary differential logic , 1993 .

[2]  M. Yoeli,et al.  Logical Design of Ternary Switching Circuits , 1965, IEEE Trans. Electron. Comput..

[3]  Keivan Navi,et al.  Design of energy-efficient and robust ternary circuits for nanotechnology , 2011, IET Circuits Devices Syst..

[4]  Mark S. Lundstrom,et al.  Theory of ballistic nanotransistors , 2003 .

[5]  J. Knoch,et al.  High-performance carbon nanotube field-effect transistor with tunable polarities , 2005, IEEE Transactions on Nanotechnology.

[6]  Li Wei,et al.  (n,m) Selectivity of single-walled carbon nanotubes by different carbon precursors on Co-Mo catalysts. , 2007, Journal of the American Chemical Society.

[7]  K. Roy,et al.  Carbon-nanotube-based voltage-mode multiple-valued logic design , 2005, IEEE Transactions on Nanotechnology.

[8]  F. G. Heath,et al.  Semiconductor circuits for ternary logic , 1962 .

[9]  Yong-Bin Kim,et al.  A novel design methodology to optimize the speed and power of the CNTFET circuits , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[10]  V. T. Ingole,et al.  Design And Implementation Of 2 Bit Ternary ALU Slice , 2005 .

[11]  Fabrizio Lombardi,et al.  Device Model for Ballistic CNFETs Using the First Conducting Band , 2008, IEEE Design & Test of Computers.

[12]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.

[13]  F. Lombardi,et al.  A novel CNTFET-based ternary logic gate design , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[14]  A. Srivastava,et al.  Design and Implementation of a Low Power Ternary Full Adder , 1996, VLSI Design.

[15]  Andreas Antoniou,et al.  Low power dissipation MOS ternary logic family , 1984 .

[16]  A. Srivastava.  Research note Back gate bias method of threshold voltage control for the design of low voltage CMOS ternary logic circuits , 2000 .

[17]  Yong-Bin Kim,et al.  A high speed low power modulo 2n+1 multiplier design using carbon-nanotube technology , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[18]  F. Camino,et al.  The fabrication of carbon nanotube field-effect transistors with semiconductors as the source and drain contact materials , 2009, Nanotechnology.

[19]  Lorraine Rispal.  Large Scale Fabrication of Field-Effect Devices based on In Situ Grown Carbon Nanotubes , 2010 .

[20]  Jörg Appenzeller,et al.  Carbon Nanotubes for High-Performance Electronics—Progress and Prospect , 2008, Proceedings of the IEEE.

[21]  Yutaka Ohno,et al.  Chirality assignment of individual single-walled carbon nanotubes in carbon nanotube field-effect transistors by micro-photocurrent spectroscopy , 2004 .

[22]  Chongwu Zhou,et al.  Metal contact engineering and registration-free fabrication of complementary metal-oxide semiconductor integrated circuits using aligned carbon nanotubes. , 2011, ACS nano.

[23]  Yong-Bin Kim,et al.  Performance evaluation of CNFET-based logic gates , 2009, 2009 IEEE Instrumentation and Measurement Technology Conference.

[24]  Stanley L. Hurst,et al.  Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.

[25]  Yong-Bin Kim,et al.  CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits , 2011, IEEE Transactions on Nanotechnology.

[26]  N. Goldsman,et al.  Electron Transport and Velocity Oscillations in a Carbon Nanotube , 2007, IEEE Transactions on Nanotechnology.

[27]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.