1.2V 1.6Gb/s 56nm 6F2 4Gb DDR3 SDRAM with hybrid-I/O sense amplifier and segmented sub-array architecture
暂无分享,去创建一个
Young-Hyun Jun | Jung-Hwan Choi | Byungchul Kim | Junho Shin | Kinam Kim | Yong-Ho Cho | Kyehyun Kyung | Ho-Sung Song | Seok-Hun Hyun | Seok-Woo Choi | Hyun-Bae Lee | Seong-Young Seo | Yongsam Moon | Byung-Hoon Jeong | In-Chul Jeong | Kinam Kim | S. Hyun | J. Choi | Yongsam Moon | Yong-Ho Cho | Hyun-Bae Lee | B. Jeong | Byungchul Kim | In-Chul Jeong | Seong-Young Seo | Junho Shin | Seokwoo Choi | Ho-Sung Song | K. Kyung | Y. Jun
[1] Evert Seevinck,et al. Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's , 1991 .
[2] Soo-In Cho,et al. A 512-Mb DDR3 SDRAM prototype with CIO minimization and self-calibration techniques , 2006, VLSIC 2006.
[3] Kye Hyun Kyung,et al. A 1.5V, 1.6Gb/s/pin, 1Gb DDR3 SDRAM with an Address Queuing Scheme and Bang-Bang Jitter Reduced DLL Scheme , 2007, 2007 IEEE Symposium on VLSI Circuits.
[4] H. Fujisawa,et al. An 8.1-ns Column-Access 1.6-Gb/s/pin DDR3 SDRAM With an 8:4 Multiplexed Data-Transfer Scheme , 2007, IEEE Journal of Solid-State Circuits.
[5] Young-Hyun Jun,et al. Presetting pulse-based flip-flop , 2008, 2008 IEEE International Symposium on Circuits and Systems.