Multiple Edge Responses for Fast and Accurate System Simulations

High-speed input/output (I/O) link performance is limited by random noise as well as signal integrity issues such as dispersion, reflections, and crosstalk. Hence, accurate prediction of system performance including these random and deterministic noise is crucial in high-speed link design. This paper presents a novel, fast, and accurate method to simulate the time-domain system response. The presented method calculates the system response using multiple edge responses (MER) based on linear superposition. Being able to take into account system nonlinearity more accurately, the presented method significantly improves simulation accuracy compared with the other published fast simulation techniques based on either single bit response (SBR) or double edge responses (DER), while at the same time maintaining equivalent numerical efficiency. Furthermore, peak distortion analysis, which is commonly used to find the worst-case data pattern based on SBR, is extended for DER and MER using dynamic programming. A multiphase worst-case data pattern approach is also introduced in this paper in order to determine the worst-case system performance under both timing and voltage consideration.

[1]  Anthony Sanders,et al.  Channel Compliance Testing Utilizing Novel Statistical Eye Methodology , 2004 .

[2]  R. K. Shyamasundar,et al.  Introduction to algorithms , 1996 .

[3]  Vladimir Stojanovic,et al.  Modeling and analysis of high-speed links , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[4]  R. Stephenson.  A and V , 1962, The British journal of ophthalmology.

[5]  R. Mooney,et al.  An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[6]  Thomas H. Cormen,et al.  Introduction to algorithms [2nd ed.] , 2001 .

[7]  Kyung Suk Oh,et al.  RDRAM/spl reg/ channel design with 32-bit 4.8 GB/s memory modules , 2002, Electrical Performance of Electronic Packaging,.

[8]  Qi Lin,et al.  Accurate System Voltage and Timing Margin Simulation in CDR Based High Speed Designs , 2006, 2006 IEEE Electrical Performane of Electronic Packaging.

[9]  I. Kantorovich,et al.  Aperiodic resonant excitation of microprocessor power distribution systems and the reverse pulse technique , 2002, Electrical Performance of Electronic Packaging,.

[10]  John G. Proakis,et al.  Digital Communications , 1983 .

[11]  Ching-Chao Huang,et al.  RDRAM@ Channel Design with 32-bit 4.8GB/s Memory Modules , 2002 .