A Low-Noise Wide-BW 3.6-GHz Digital $\Delta\Sigma$ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation

A 3.6-GHz digital fractional-N frequency synthesizer achieving low noise and 500-kHz bandwidth is presented. This architecture uses a gated-ring-oscillator time-to-digital converter (TDC) with 6-ps raw resolution and first-order shaping of its quantization noise along with digital quantization noise cancellation to achieve integrated phase noise of less than 300 fs (1 kHz to 40 MHz). The synthesizer includes two 10-bit 50-MHz passive digital-to-analog converters for digital control of the oscillator and an asynchronous frequency divider that avoids divide-value delay variation at its output. Implemented in a 0.13-mum CMOS process, the prototype occupies 0.95-mm2 active area and dissipates 39 mW for the core parts with another 8 mW for the oscillator output buffer. Measured phase noise at 3.67 GHz carrier frequency is -108 and -150 dBc/Hz at 400 kHz and 20 MHz offset, respectively.

[1]  B.M. Helal,et al.  A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter Performance , 2008, IEEE Journal of Solid-State Circuits.

[2]  Bang-Sup Song,et al.  A 1.8-GHz Spur-Cancelled Fractional-N Frequency Synthesizer With LMS-Based DAC Gain Calibration , 2006, IEEE Journal of Solid-State Circuits.

[3]  Enrico Temporiti,et al.  A 3GHz Fractional-N All-Digital PLL with Precise Time-to-Digital Converter Calibration and Mismatch Correction , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  James A. Crawford.  Advanced Phase-Lock Techniques , 2007 .

[5]  R. Castello,et al.  A 3MHz Bandwidth Low Noise RF All Digital PLL with 12ps Resolution Time to Digital Converter , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[6]  Chun-Ming Hsu.  Digital Fractional-N Synthesizer Example Achieving Wide Bandwidth and Low Noise , 2008 .

[7]  Lars C. Jansson,et al.  A wideband 2.4-GHz delta-sigma fractional-NPLL with 1-Mb/s in-loop modulation , 2004, IEEE Journal of Solid-State Circuits.

[8]  M.H. Perrott,et al.  A 1-MHZ bandwidth 3.6-GHz 0.18-/spl mu/m CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise , 2006, IEEE Journal of Solid-State Circuits.

[9]  Kwyro Lee,et al.  A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme , 1997, IEEE J. Solid State Circuits.

[10]  Matthew Z. Straayer,et al.  Noise shaping techniques for analog and time to digital converters using voltage controlled oscillators , 2008 .

[11]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[12]  M. Perrott,et al.  An efficient high-resolution 11-bit noise-shaping multipath gated ring oscillator TDC , 2008, 2008 IEEE Symposium on VLSI Circuits.

[13]  Matthew Z. Straayer,et al.  A Low-Noise, Wide-BW 3.6GHz Digital ΔΣ Fractional-N Frequency Synthesizer with a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[14]  Bang-Sup Song,et al.  A 1.8GHz Spur-Cancelled Fractional-N Frequency Synthesizer with LMS-Based DAC Gain Calibration , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[15]  C.S. Vaucher,et al.  A family of low-power truly modular programmable dividers in standard 0.35-/spl mu/m CMOS technology , 2000, IEEE Journal of Solid-State Circuits.

[16]  Poras T. Balsara,et al.  1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  E. Hegazi,et al.  23.4 A Filtering Technique to Lower Oscillator Phase Noise , 2008 .

[18]  Ping-Ying Wang,et al.  A Fractional Spur-Free ADPLL with Loop-Gain Calibration and Phase-Noise Cancellation for GSM/GPRS/EDGE , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[19]  Chun-Ming Hsu,et al.  Techniques for high-performance digital frequency synthesis and phase control , 2008 .

[20]  Ian Galton,et al.  A Wide-Bandwidth 2.4 GHz ISM Band Fractional-$N$ PLL With Adaptive Phase Noise Cancellation , 2007, IEEE Journal of Solid-State Circuits.

[21]  Michael P. Flynn,et al.  A 14mW Fractional-N PLL Modulator with an Enhanced Digital Phase Detector and Frequency Switching Scheme , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.