论文信息 - Highly reliable solid-state drives (SSDs) with error-prediction LDPC (EP-LDPC) architecture and error-recovery scheme

Highly reliable solid-state drives (SSDs) with error-prediction LDPC (EP-LDPC) architecture and error-recovery scheme

11-times extended lifetime, 76% reduced error SSD is proposed. The error-prediction LDPC realizes both 7-times faster read and high reliability. Errors are most efficiently corrected by calibrating memory data based on the VTH, inter-cell coupling, write/erase cycles and data-retention time. The error-recovery scheme with a program-disturb error-recovery pulse and a data-retention error-recovery pulse is also proposed to reduce the program-disturb error and the data-retention error by 76% and 56%, respectively.

Shuhei Tanakamaru | Ken Takeuchi | Yuki Yanagihara

[1] Jungdal Choi,et al. Effects of floating-gate interference on NAND flash memory cell operation , 2002 .

[2] Young-Hyun Jun,et al. A 21nm high performance 64Gb MLC NAND flash memory with 400MB/s asynchronous toggle DDR interface , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[3] Shuhei Tanakamaru,et al. 95%-lower-BER 43%-lower-power intelligent solid-state drive (SSD) with asymmetric coding and stripe pattern elimination algorithm , 2011, 2011 IEEE International Solid-State Circuits Conference.

[4] Shuhei Tanakamaru,et al. Over-10×-extended-lifetime 76%-reduced-error solid-state drives (SSDs) with error-prediction LDPC architecture and error-recovery scheme , 2012, 2012 IEEE International Solid-State Circuits Conference.