Translinear signal processing circuits in standard CMOS FPAA

In this paper, the implementation of signal processing circuits on a novel translinear Field-Programmable Analog Array (FPAA) testchip is reported. The FPAA testchip is based on a 0.35-micron, fully CMOS translinear element, which is the core block of a reconfigurable analog cell. The FPAA embeds a 5 × 5 cell array. As implementation examples, a four-quadrant multiplier with five decade dynamic range and a programmable fourth-order low-pass filter with up to 7 MHz bandwidth have been mapped on the translinear FPAA. 14 cells have been used for the four-quadrant multiplier while 18 cells were needed for the fourth-order low-pass filter.

[1]  E. Sanchez-Sinencio,et al.  A current-mode based field programmable analog array architecture for signal processing applications , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[2]  Marek Wojcikowski,et al.  A field programmable analog array for CMOS continuous-time OTA-C filter applications , 2002 .

[3]  Jordi Madrenas,et al.  A reconfigurable translinear cell architecture for CMOS field-programmable analog arrays , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[4]  Paul E. Hasler,et al.  A field-programmable analog array using translinear elements , 2005, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05).

[5]  K. S. Gurumurthy,et al.  Artificial neural networks as building blocks of mixed signal FPGA , 2003, Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798).

[6]  Lon-Kou Chang,et al.  A field programmable analog array using current mode transconductor-capacitor (G/sub m/-C) technique , 2004, The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings..

[7]  Jordi Madrenas,et al.  A MOSFET-Based Wide-Dynamic-Range Translinear Element , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  M. Punzenberger,et al.  A new 1.2 V BiCMOS log-domain integrator for companding current-mode filters , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[9]  Alister Hamilton,et al.  A current mode Palmo cell for programmable analogue signal processing , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[10]  Kim Strohbehn,et al.  A field-programmable mixed-signal array architecture using antifuse interconnects , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[11]  E.K.F. Lee,et al.  A transconductor-based field-programmable analog array , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[12]  B. Gilbert.  Translinear circuits: a proposed classification , 1975 .

[13]  J. Madrenas,et al.  A novel mixed signal programmable device with on-chip microprocessor , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[14]  Giacomo Indiveri,et al.  Analysis and Synthesis of Static Translinear Circuits , 2002 .

[15]  Jordi Madrenas,et al.  Exponential-enhanced characteristic of MOS transistors and its application to log-domain circuits , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[16]  P.G. Gulak,et al.  CMOS implementation of a current conveyor-based field-programmable analog array , 1997, Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136).