A Comprehensive Framework for Logic Diagnosis of Arbitrary Defects

This paper presents a comprehensive framework for logic diagnosis consisting of two main phases. In the first phase, a set of suspected faulty sites is obtained by applying an approach based on an Effect-Cause analysis. Then, in the second phase, a set of realistic fault models is associated with each suspected faulty site by analyzing specific information, called fault evidences, collected during the first phase. The main advantage of the proposed methodology is its capability to deal with several fault models at the same time. Another advantage is that it is able to handle both single and multiple fault occurrences. Experiments on ISCAS85, ISCAS89, and ITC99 benchmark circuits show the efficiency of the proposed method both in terms of diagnosis resolution and accuracy of the predicted fault models.

[1]  Srikanth Venkataraman,et al.  Poirot: Applications of a Logic Fault Diagnosis Tool , 2001, IEEE Des. Test Comput..

[2]  Melvin A. Breuer,et al.  Multiple Fault Diagnosis in Combinational Circuits Based on an Effect-Cause Analysis , 1980, IEEE Transactions on Computers.

[3]  P. R. Menon,et al.  Critical Path Tracing: An Alternative to Fault Simulation , 1984, IEEE Des. Test.

[4]  Xinyue Fan,et al.  A novel stuck-at based method for transistor stuck-open fault diagnosis , 2005, IEEE International Conference on Test, 2005..

[5]  Andreas G. Veneris,et al.  Incremental fault diagnosis , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Melvin A. Breuer,et al.  Digital Systems Testing and Design for Testability , 1990 .

[7]  Kazuki Shigeta,et al.  An improved fault diagnosis algorithm based on path tracing with dynamic circuit extraction , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[8]  A. Bosio,et al.  Fast Bridging Fault Diagnosis using Logic Information , 2007, 16th Asian Test Symposium (ATS 2007).

[9]  Irith Pomeranz.  On pass/fail dictionaries for scan circuits , 2001, Proceedings 10th Asian Test Symposium.

[10]  Hans-Joachim Wunderlich,et al.  Adaptive Debug and Diagnosis Without Fault Dictionaries , 2009, J. Electron. Test..

[11]  Xinyue Fan,et al.  Stuck-open fault diagnosis with stuck-at model , 2005, European Test Symposium (ETS'05).

[12]  Leendert M. Huisman.  Diagnosing arbitrary defects in logic designs using single location at a time (SLAT) , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Tracy Larrabee,et al.  Diagnosing realistic bridging faults with single stuck-at information , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Patrick Girard,et al.  Delay-fault diagnosis by critical-path tracing , 1992, IEEE Design & Test of Computers.

[15]  Irith Pomeranz,et al.  On Dictionary-Based Fault Location in Digital Logic Circuits , 1997, IEEE Trans. Computers.

[16]  R. D. Blanton,et al.  A Logic Diagnosis Methodology for Improved Localization and Extraction of Accurate Defect Behavior , 2006, 2006 IEEE International Test Conference.

[17]  Tracy Larrabee,et al.  Multiplets, models, and the search for meaning: improving per-test fault diagnosis , 2002, Proceedings. International Test Conference.

[18]  Enamul Amyeen,et al.  Improving Precision Using Mixed-level Fault Diagnosis , 2006, 2006 IEEE International Test Conference.

[19]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[20]  Arnaud Virazel,et al.  DERRIC: A Tool for Unified Logic Diagnosis , 2007, 12th IEEE European Test Symposium (ETS'07).

[21]  Bernd Becker,et al.  Simulating Resistive-Bridging and Stuck-At Faults , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.