TSVs macro-modeling framework

[1]  Matt Grange,et al.  Optimal signaling techniques for Through Silicon Vias in 3-D integrated circuit packages , 2010, 19th Topical Meeting on Electrical Performance of Electronic Packaging and Systems.

[2]  Hannu Tenhunen,et al.  On signalling over Through-Silicon Via (TSV) interconnects in 3-D Integrated Circuits , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[3]  H. Tu,et al.  Enabling 3D-IC foundry technologies for 28 nm node and beyond: through-silicon-via integration with high throughput die-to-wafer stacking , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[4]  Hannu Tenhunen,et al.  Exploration of Through-Silicon Via Interconnect Parasitics for 3-Dimensional Integrated Circuits , 2009 .

[5]  Joungho Kim,et al.  High Frequency Electrical Model of Through Wafer Via for 3-D Stacked Chip Packaging , 2006, 2006 1st Electronic Systemintegration Technology Conference.