Compact Models of Voltage Drops in Power Delivery Network for TSV-Based Three-Dimensional Integration

This letter reports on compact models of voltage (IR) drops in a power delivery network (PDN) for through-silicon-via-based 3-D integration and packaging. The 3-D PDN is modeled with SPICE to investigate the dc voltage distribution in 3-D chip stacks. Analytical formulas are derived for estimating voltage drops for two typical types of vertical interconnect arrangements: uniform and peripheral distributions. With good agreements, analytical calculations reveal that the voltage drop has a quadratic correlation with the number of chips in a stack. The compact models provide important insights of 3-D PDNs for 3-D system design.

[1]  Zheng Xu,et al.  Electromagnetic-SPICE modeling and analysis of 3D power network , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[2]  K. Shakeri,et al.  Compact physical IR-drop models for chip/package co-design of gigascale integration (GSI) , 2005, IEEE Transactions on Electron Devices.

[3]  Eric M. Schwarz,et al.  IBM POWER6 microarchitecture , 2007, IBM J. Res. Dev..

[4]  Tong Zhang,et al.  Design Techniques to Facilitate Processor Power Delivery in 3-D Processor-DRAM Integrated Systems , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Jian-Qiang Lu,et al.  3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems , 2009, Proceedings of the IEEE.

[6]  Zheng Xu,et al.  Through-Strata-Via (TSV) Parasitics and Wideband Modeling for Three-Dimensional Integration/Packaging , 2011, IEEE Electron Device Letters.