Compaction-based test generation using state and fault information
暂无分享,去创建一个
[1] Irith Pomeranz,et al. A fault simulation based test pattern generator for synchronous sequential circuits , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).
[2] Charles R. Kime,et al. Fixed-biased pseudorandom built-in self-test for random pattern resistant circuits , 1994, Proceedings., International Test Conference.
[3] Fidel Muradali,et al. A structure and technique for pseudorandom-based testing of sequential circuits , 1995, J. Electron. Test..
[4] Irith Pomeranz,et al. Vector restoration based static compaction of test sequences for synchronous sequential circuits , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.
[5] VISHWANI D. AGRAWAL. When to Use Random Testing , 1978, IEEE Transactions on Computers.
[6] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .
[7] Irith Pomeranz,et al. Procedures for static compaction of test sequences for synchronous sequential circuits based on vector restoration , 1998, Proceedings Design, Automation and Test in Europe.
[8] Irith Pomeranz,et al. Proptest: a property based test pattern generator for sequential circuits using test compaction , 1999, DAC '99.
[9] Melvin A. Breuer. A Random and an Algorithmic Technique for Fault Detection Test Generation for Sequential Circuits , 1971, IEEE Transactions on Computers.