Fault localization, error correction, and graceful degradation in radix 2 signed digit-based adders

In this paper, a methodology for the development of fault-tolerant adders based on the radix 2 signed digit (SD) representation is presented. The use of a number representation characterized by a carry propagation confined to neighbor digits implies interesting advantages in terms of error detection, fault localization, and repair. Errors caused by faults belonging to a considered stuck-at fault set can be detected by a parity-based technique. In fact, a carry-free adder preserving the parity of the augends can be implemented allowing fault detection by using a parity checker. Regarding fault localization, the "carry-free" property of the adder ensures the confinement of the error due to a permanent fault to only few digits. The detection of the faulty digit has been obtained by using a recomputation with shifted operands method. Finally, after the fault localization, graceful degradation of the system intended as the reduction of the performances versus a correct output computation can be obtained by using two different procedures. The first one allows obtaining the correct output by recomputing the result performing two different shift operations and using the intersection of the obtained results to recover the correct output, while the second one is based on a reduced dynamic range approach, which allows us to obtain the result in only one step, but with fewer output digits.

[1]  Donatella Sciuto,et al.  Parity bit code: achieving a complete fault coverage in the design of TSC combinational networks , 1997, Proceedings Great Lakes Symposium on VLSI.

[2]  E. E. Swartzlander,et al.  Concurrent error detection in ALUs by recomputing with rotated operands , 1992, Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[3]  Mitchell A. Thornton,et al.  On-line Error Detection in a Carry-free Adder , 2002, International Workshop on Logic & Synthesis.

[4]  Algirdas Avizienis,et al.  Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..

[5]  D. Nikolos,et al.  Efficient Design of Totally Self-Checking Checkers for all Low-Cost Arithmetic Codes , 1988, IEEE Trans. Computers.

[6]  Lie-Liang Yang,et al.  Redundant residue number system based error correction codes , 2001, IEEE 54th Vehicular Technology Conference. VTC Fall 2001. Proceedings (Cat. No.01CH37211).

[7]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[8]  Janak H. Patel,et al.  Concurrent Error Detection in ALU's by Recomputing with Shifted Operands , 1982, IEEE Transactions on Computers.

[9]  Suchai Thanawastien,et al.  An SFS Berger check prediction ALU and its application to self-checking processor designs , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Mitchell A. Thornton,et al.  Signed Binary Addition Circuitry with Inherent Even Parity Outputs , 1997, IEEE Trans. Computers.

[11]  Hiroto Yasuura,et al.  High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree , 1985, IEEE Transactions on Computers.

[12]  Israel Koren.  Computer arithmetic algorithms , 1993 .

[13]  Nur A. Touba,et al.  Logic synthesis of multilevel circuits with concurrent error detection , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  H. Krishna,et al.  A coding theory approach to error control in redundant residue number systems. I. Theory and single error correction , 1992 .

[15]  Michael Nicolaidis,et al.  Carry checking/parity prediction adders and ALUs , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[16]  A. Avizeinis,et al.  Signed Digit Number Representations for Fast Parallel Arithmetic , 1961 .

[17]  Marco Ottavi,et al.  Error detection in signed digit arithmetic circuit with parity checker [adder example] , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[18]  Tomás Lang,et al.  Digit-Serial Arithmetic , 2004 .

[19]  Cecilia Metra,et al.  Achieving fault-tolerance by shifted and rotated operands in TMR non-diverse ALUs , 2000, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[20]  Frederick F. Sellers,et al.  Error detecting logic for digital computers , 1968 .

[21]  W. W. Peterson.  On Checking an Adder , 1958, IBM J. Res. Dev..