A 95mW MPEG2 MP@HL motion estimation processor core for portable high resolution video application
暂无分享,去创建一个
Masahiko Yoshimoto | Junichi Miyakoshi | Yuichiro Murachi | Masayuki Miyama | Tetsuro Matsuno | Koji Hamano
[1] Masahiko Yoshimoto,et al. An Ultra Low Power Motion Estimation Processor for MPEG2 HDTV Resolution Video , 2003 .
[2] Masahiko Yoshimoto,et al. An Architectural Study of an MPEG-2 422P@HL Encoder Chip Set , 2000 .
[3] Masahiko Yoshimoto,et al. A half-pel precision motion estimation processor for NTSC-resolution video , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.
[4] Toshio Kondo,et al. A Proposal of a One-dimensional Systolic Array Architecture for the Full-search Block Matching Algorithm , 1995 .
[5] Hiroshi Watanabe,et al. SuperENC: MPEG-2 video encoder chip , 1999, IEEE Micro.
[6] Masahiko Yoshimoto,et al. A Low-Power Systolic Array Architecture for Block-Matching Motion Estimation , 2005, IEICE Trans. Electron..
[7] H. Ohira,et al. A single-chip MPEG2 422@ML video, audio, and system encoder with a 162-MHz media-processor and dual motion estimation cores , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).
[8] Takao Onoye,et al. Single Chip Implementation of Motion Estimator Dedicated to MPEG2 MP@HL (Special Section on Digital Signal Processing) , 1996 .
[9] Emiliano Mario Piccinelli,et al. An innovative, high quality and search window independent motion estimation algorithm and architecture for MPEG-2 encoding , 2000, 2000 Digest of Technical Papers. International Conference on Consumer Electronics. Nineteenth in the Series (Cat. No.00CH37102).